
N0
CAPTURE
CLK
VALID_reg
VALID
Logic0
Logic1
8_ports(DATA_IN[],...)
DATA_IN[5]
..._reg[5]
DATA_IN[6]
..._reg[6]
DATA_IN[3]
..._reg[3]
DATA_IN[4]
..._reg[4]
8_ports(DATA_OU...
DATA_IN[1]
..._reg[1]
CAPTURE
CLK
DATA_IN[2]
..._reg[2]
RST
RST
DATA_IN[](size:8)
DATA_IN[7]
..._reg[7]
..._reg[0]