
i_rst_n
i_ref_clk
i_rst_n
i_clk_en
CLK
RST
EN
DIV_CLK
8_pins(HALF_COUNT[],...)
8_pins(RATIO[],...)
U_COUNTER
CLK_DIV_COUNTER
DIV_CLK
8_pins(HALF_COUNT[],...)
8_pins(RATIO[],...)
U_HALF_COUNT
CLK_DIV_HALF_COUNT
8_ports(i_div_ratio[],...)
i_ref_clk
i_clk_en
div_clk
i_div_ratio[](size:8)
REF_CLK
DIV_CLK
EN
OUT_CLK
8_pins(RATIO[],...)
U_OUTPUT
CLK_DIV_OUTPUT_MUX
o_div_clk
o_div_clk