
RdData_Valid
C12
N2
N3
I_1
Address[4]
Address[3]
CLK
C11
lt_17
Address[2]
read_en
*Logic1*
Address[1]
Address[0]
WrEn
RST
5_ports(Address[],...)
*Logic0*
RST
I_0
N1
C9
write_en
Address[](size:5)
CLK
RdEn
RdEn
WrEn
8_ports(WrData[],...)
WrData[](size:8)
RdData_Valid
CLK
RST
READ_EN_U_READ
RdData_Valid_U_READ
8_pins(RdData[],...)
8_pins(READ_DATA[],...)
read_data[](size:8)
CLK
RST
WRITE_EN
8_pins(REG3[],...)
5_pins(ADDRESS[],...)
8_pins(WRITE_DATA[],...)
8_pins(READ_DATA[],...)
8_pins(REG0[],...)
8_pins(REG2[],...)
8_pins(REG1[],...)
RdData[](size:8)
REG3[](size:8)
REG2[](size:8)
8_ports(REG0[],...)
8_ports(REG1[],...)
8_ports(REG2[],...)
8_ports(REG3[],...)
8_ports(RdData[],...)