
CLK
RST
OUT_Valid
RdData_Valid
RX_D_VLD
FIFO_FULL
8_pins(RX_P_DATA[],...)
8_pins(RdData[],...)
16_pins(ALU_OUT[],...)
SYS_CTRL
EN
CLK_EN
WrEn
RdEn
TX_D_VLD
clk_div_en
8_pins(TX_P_DATA[],...)
8_pins(WrData[],...)
5_pins(Address[],...)
4_pins(ALU_FUN[],...)