
F_EMPTY
P_0
PAR_ERR
STP_ERR
TX_OUT
0_net
CLK_GATE
CLK_EN_CLK
CLK_EN
ALU_CLK
SYNC_RST1
CLK
RST
Enable
OUT_Valid
16_pins(ALU_OUT[],...)
ALU_FUN[](size:4)
4_pins(ALU_FUN[],...)
8_pins(B[],...)
8_pins(A[],...)
REF_...
REF_CLK
RX_OUT_V
dest_clk
destDATA_SYNC
bus_enable
enable_pulse
8_pins(unsync_bus[],...)
8_pins(sync_bus[],...)
CLK
RST
WrEn
RdEn
RdData_Valid
8_pins(REG0[],...)
8_pins(REG1[],...)
8_pins(REG2[],...)
8_pins(REG3[],...)
5_pins(Address[],...)
8_pins(WrData[],...)
8_pins(RdData[],...)
RdData[](size:8)
RST_SYNC_1
CLK
RST
SYNC_RST
REG2[](size:8)
REG3[](size:8)
RST
SYNC_RST2
RST
UART_CLK
RST_SYNC_2
CLK
RST
SYNC_RST
REG2[](size:6)
DIV_MUX
6_pins(Prescale[],...)
8_pins(DIV_RATIO_RX[],...)
CLKDIV_MUX
rx_div_ratio[](size:8)
clk_div_en
CLK
RST
OUT_Valid
EN
CLK_EN
RdData_Valid
WrEn
RdEn
RX_P_VLD
TX_P_VLD
FIFO_FULL
CLK_EN
WR_INC
ref_clk
rst_n
clk_div_clk
clk_en
8_pins(i_div_ratio[],...)
TX_CLK
UART...
RX_IN
REG2[0]
REG2[1]
RST
TX_CLK
RX_CLK
RX_OUT_V
PAR_ERR
STP_ERR
TX_IN_V
8_pins(RX_IN_Prescale[],...)
8_pins(TX_IN_P[],...)
CLKE_GEN
RDUSE_SIG
LVL_SIG
W_CLK
W_RST
W_INC
R_CLK
R_INC
FULL
EMPTY
8_pins(WR_DATA[],...)
8_pins(RD_DATA[],...)
RD_INC
PAR_ERR
STP_ERR
RX_OUT_P[](size:8)
WR_DATA[](size:8)
RD_DATA[](size:8)