
PAR_ERR
RX_OUT_V
STP_ERR
TX_OUT_S
TX_OUT_V
RX_CLK
RST
RX_IN_S
PAR_EN
6_ports(Prescale[],...)
TX_CLK
TX_IN_V
PAR_TYP
8_ports(TX_IN_P[],...)
8_ports(RX_OUT_P[],...)
U_RX
UART_RX
CLK
RST
RX_IN
PAR_EN
PAR_TYP
DATA_VLD
PAR_ERR
STP_ERR
6_pins(Prescale[],...)
8_pins(P_DATA[],...)
U_TX
UART_TX
CLK
RST
DATA_VALID
PAR_EN
PAR_TYP
TX_OUT
Busy
8_pins(P_DATA[],...)
Prescale[](size:6)
RX_OUT_P[](size:8)
TX_IN_P[](size:8)