

 $March\ 11,\ 2018$

RTOS

Lab 1

• • •

School: ECE Paris Class: RTOS

Author: Julia DESMAZES

Andreas ORTALDA Nicolas VERHELST

Contents

1	Late	cy test
	1.1	upported schedualing policies
	1.2	Cyclictest
	1.3	Test
		.3.1 SHED_OTHER
		.3.2 SHED_FIFO
		.3.3 SHED_RR
		.3.4 Conclusion
	1.4	Cyclictest + Hackbench
		.4.1 Hackbench under SHED_OTHER and priority 20
		.4.2 Volontary
		.4.3 Preempt-rt
		.4.4 Hackbench under RT scheduling policies and priority 49
		.4.5 SHED_FIFO
		.4.6 SHED_RR
		.4.7 Consclusion
2	AD	concurrent programs
	2.1	Program 1
	2.2	Program 2

1 Latency test

1.1 Supported schedualing policies

1.2 Cyclictest

Cyclictest is a programme included in the rt_test suite to measure the latency of an particular environment. It create a defined number of threads that it wakes up at set intervals and then measures the latency between the moment the thread was expected to wake-up and the actual time the action took place.

Reading the -h guide we can learn that -t allows us to set the number of threads we wish to create and -p sets the priority.

threads -t More precisely if no parameter is give the number of threads will be equal to the number of CPU's and the execution of throws threads will be balanced equally between they s different CPU's. As we are currently on a 4 CPU system if we wish to create 4 threads leaving it to the default option would be correct. But if we didn't specify the -t option then only 1 thread would have been created.

```
Listing 1: cyclictest -h
```

```
-t --threads one thread per available processor
-t [NUM] --threads=NUM number of threads:
without NUM, threads = max_cpus
without -t default = 1
```

priorities -p In linux priority ranges are fixed by the scheduling policy used. by default cyclictest runs SCHED_FIFO² and it's priorities will range from 0 to 99. Here priorities are reversed with 99 being the highest priority and 0 the lowest.

```
Listing 2: cyclictest -h
```

```
-p PRIO --prio=PRIO priority of highest prio thread
```

1.3 Test

1.3.1 SHED_OTHER

Listing 3: preempt-rt kernel

```
^Cpi@raspberrypi: ^{\prime\prime}/rt-tests$ sudo ./cyclictest --policy=other -t -n policy: other/other: loadavg: 0.01 0.03 0.03 1/150 1324
```

```
T: 0 ( 1229) P: 0 I:1000 C:1242270 Min:
                                               21 Act:
                                                         71 Avg:
                                                                    69 Max:
                                                                                2541
T: 1 ( 1230) P: 0 I:1500 C: 828181 Min:
                                               21 Act:
                                                         67 Avg:
                                                                    67 Max:
                                                                                1991
T: 2 ( 1231) P: 0 I:2000 C: 621135 Min:
                                                         68 Avg:
                                                                                4476
                                               21 Act:
                                                                    68 Max:
T: 3 ( 1232) P: 0 I:2500 C: 496909 Min:
                                              21 Act:
                                                         67 Avg:
                                                                    69 Max:
                                                                                3180
```

Listing 4: volontary kernel

sudo ./cyclictest -t -n

```
policy: other/other: loadavg: 0.31 0.09 0.02 1/116 702
```

Τ:	0	(695)	P:	0	I:1000	$C: \mathcal{I}$	1220752	$\mathtt{Min}:$	15	Act:	66	Avg:	66	Max:	528
T:	1	(696)	P :	0	I:1500	C :	813835	Min:	15	Act:	65	Avg:	64	Max:	490
T:	2	(697)	P :	0	I:2000	C :	610376	Min:	16	Act:	66	Avg:	67	Max:	1354
T:	3	(698)	P :	0	I:2500	C :	488301	Min:	15	Act:	64	Avg:	65	Max:	545

¹under the best possible conditions

²See patch for fix https://www.spinics.net/lists/linux-rt-users/msg05449.html

1.3.2 SHED_FIFO

```
^Cpi@raspberrypi:~/rt-tests sudo ./cyclictest --policy=fifo -t -n -p99
# /dev/cpu_dma_latency set to Ous
policy: fifo: loadavg: 0.06 0.04 0.00 1/120 860
        857) P:99 I:1000 C:
                                                          10 Avg:
T: 0
    (
                               81134 Min:
                                                9 Act:
                                                                     11 Max:
                                                                                   64
T: 1 (
        858)
             P:99
                   I:1500 C:
                               54089 Min:
                                                9
                                                   Act:
                                                          11 Avg:
                                                                     12
                                                                        Max:
                                                                                  102
                                                                     12
   2
        859)
             P:99
                   I:2000 C:
                               40567 Min:
                                                9
                                                   Act:
                                                          10
                                                             Avg:
                                                                        Max:
                                                                                   92
        860)
             P:99
                   I:2500 C:
                               32453 Min:
                                                9
                                                                     12
                                                   Act:
                                                          10
                                                             Avg:
                                                                        Max:
                                                                                   48
```

Figure 1: SHED_FIFO volontary

```
# /dev/cpu_dma_latency set to Ous
policy: fifo: loadavg: 18.08 49.73 33.62 1/152 2259
T: 0 (
T: 1 (
T: 2 (
      2255) P:99 I:1000 C:
                             56367 Min:
                                                                             77
                                                      14 Avg:
                                                                14 Max:
                                            11 Act:
                                                      14 Avg:
       2256) P:99 I:1500 C:
                             37578 Min:
                                            12 Act:
                                                                14 Max:
                                                                             63
       2257) P:99 I:2000 C:
                             28183 Min:
                                            12 Act:
                                                      14
                                                        Avg:
                                                                14 Max:
                                                                             68
   3
       2258) P:99 I:2500 C:
                             22546 Min:
                                            13
                                               Act:
                                                      14
                                                         Avg:
                                                                14 Max:
                                                                             59
```

Figure 2: SHED_FIFO preempt-rl

1.3.3 SHED_RR

```
Cpi@raspberrypi:~/rt-tests    $ sudo    ./cyclictest --policy=rr -t -n -p99
  /dev/cpu_dma_latency set to Ous
policy: rr: loadavg: 0.06 0.03 0.00 1/120 889
        870) P:99 I:1000 C: 105636 Min:
                                                 9
                                                  Act:
                                                          10 Avg:
                                                                     12 Max:
                                                                                  103
                                                9
                                                          14 Avg:
T: 1
             P:99 I:1500 C:
                                                                     13 Max:
        871)
                               70424 Min:
                                                  Act:
                                                                                   84
T:
   2
        872) P:99 I:2000 C:
                                                9
                                                  Act:
                                                             Avg:
                                                                                   80
                               52818 Min:
                                                          10
                                                                     12
                                                                        Max:
  3
        873) P:99 I:2500 C:
                               42254 Min:
                                               10
                                                  Act:
                                                          13 Avg:
                                                                     12 Max:
                                                                                   70
T:
```

Figure 3: SHED_RR volontary

```
Cpi@raspberrypi:~/rt-tests $ sudo ./cyclictest --policy=rr -t -n -p99
  /dev/cpu_dma_latency set to Ous
oolicy: rr: loadavg: 8.01 42.11 31.87 1/153 2272
      2268) P:99 I:1000 C:
                               43078 Min:
                                                          34 Avg:
                                                                     14 Max:
                                                                                   65
                                               11 Act:
[: 1 (
[: 2 (
            P:99 I:1500 C:
                               28719 Min:
                                                          14 Avg:
                                                                     14 Max:
      2269)
                                               12
                                                  Act:
                                                                                   56
      2270)
             P:99 I:2000 C:
                               21539 Min:
                                               12
                                                  Act:
                                                          15 Avg:
                                                                     14 Max:
                                                                                   66
  3
      2271) P:99 I:2500 C:
                                               12
                                                  Act:
                               17231 Min:
                                                          16 Avg:
                                                                     14 Max:
                                                                                   61
```

Figure 4: SHED_RR preempt-rl

1.3.4 Conclusion

We observe that throughout all the different schedules have about similar avenged execution times with a slight advantage for the voluntary kernel. But, we there is a much higher maximum times for the voluntary kernel than the pre-emptive kernel, this is because the pre-emptive kernel was designed for consistency and to give a best worst case latency by minimizing the part of the kernel that can not be pre-empted. This has negative effects on the advantage execution time that is worst than in the volontary kernel ³ as more overhead is necessary to ensure this determinism behaviour. This involves mechanisms such as priority inheritance to avoiding deadlocks or real-time throttling.

 $^{^3}$ to help improve the situation lazy pre-emption was introduced for SHED_OTHER, see more https://lwn.net/Articles/522144/

Cyclictest + Hackbench 1.4

1.4.1 Hackbench under SHED_OTHER and priority 20

```
pi@raspberrypi:~/rt-tests $ ./hackbench -l 1000000
Running in process mode with 10 groups using 40 file descriptors each (== 400 ta
sks)
<u>E</u>ach sender will pass 1000000 messages of 100 bytes
```

Figure 5: Hackbench under SHED_OTHER and priority 20

1.4.2 Volontary

```
^Cpi@raspberrypi:~/rt-tests $ sudo ./cyclictest --policy=fifo -t -n -p99
# /dev/cpu_dma_latency set to Ous
policy: fifo: loadavg: 72.10 34.41 13.61 50/521 2118
T: 0 ( 2114) P:99 I:1000 C:
T: 1 ( 2115) P:99 I:1500 C:
T: 2 ( 2116) P:99 I:2000 C:
                                     66022 Min:
                                                         7 Act:
                                                                     11 Avg:
                                                                                 13 Max:
                                                                                                 192
        2115) P:99 I:1500 C:
2116) P:99 I:2000 C:
                                    44015 Min:
                                                         9 Act:
                                                                     12 Avg:
                                                                                 16 Max:
                                                                                                 173
                                                         9
                                                                     20 Avg:
                                     33011 Min:
                                                           Act:
                                                                                 18 Max:
                                                                                                 182
         2117) P:99 I:2500 C:
                                     26409 Min:
                                                                     17
                                                                                  17
                                                                                                 119
                                                         8
                                                            Act:
                                                                        Avg:
                                                                                     Max:
```

Figure 6: Volontary fifo with hackbench

```
^Cpi@raspberrypi:~/rt-tests sudo ./cyclictest --policy=rr -t -n -p99
# /dev/cpu_dma_latency set to Ous
policy: rr: loadavg: 82.19 43.52 17.92 108/521 2329
T: 0 ( 2127) P:99 I:1000 C:
                                43577 Min:
                                                   7 Act:
                                                             11 Avg:
                                                                        14 Max:
T: 1 ( 2128) P:99 I:1500 C:
T: 2 ( 2129) P:99 I:2000 C:
                                29051 Min:
                                                  8 Act:
                                                             14 Avg:
                                                                        16 Max:
                                                                                      175
                                21788 Min:
                                                  9 Act:
                                                             23 Avg:
                                                                        18 Max:
                                                                                      124
   3 (
       2130) P:99 I:2500 C:
                                17430 Min:
                                                 10 Act:
                                                                        28 Max:
                                                                                      223
                                                             68 Avg:
```

Figure 7: Volontary rr with hackbench

91

69

T: 1 (1451) P:99 I:1500 C:

T: 2 (1452) P:99 I:2000 C:

```
1.4.3 Preempt-rt
                          Listing 5: Preempt fifo with hackbench
pi@raspberrypi:~/rt-tests$ sudo ./cyclictest --policy=fifo -t -n -p99
policy: fifo: loadavg: 130.65 51.20 18.86 85/551 1404
T: 0 ( 1396) P:99 I:1000 C: 106248 Min:
                                                7 Act:
                                                          26 Avg:
                                                                    20 Max:
78
T: 1 ( 1397) P:99 I:1500 C:
                               70832 Min:
                                                7 Act:
                                                          18 Avg:
                                                                    20 Max:
73
T: 2 ( 1398) P:99 I:2000 C:
                               53124 Min:
                                                7 Act:
                                                          24 Avg:
                                                                    20 Max:
73
T: 3 ( 1399) P:99 I:2500 C:
                               42499 Min:
                                                9 Act:
                                                          22 Avg:
                                                                    21 Max:
74
                           Listing 6: Preempt rr with hackbench
pi@raspberrypi:~/rt-tests$ sudo ./cyclictest --policy=rr -t -n -p99
policy: rr: loadavg: 133.77 95.30 43.45 100/551 1454
T: 0 ( 1450) P:99 I:1000 C:
                                                                    20 Max:
                               70877 Min:
                                                8 Act:
                                                          20 Avg:
```

47251 Min:

35438 Min:

8 Act:

9 Act:

20 Avg:

23 Avg:

21 Max:

21 Max:

```
T: 3 ( 1453) P:99 I:2500 C: 28350 Min: 9 Act: 21 Avg: 21 Max: 92
```

1.4.4 Hackbench under RT scheduling policies and priority 49

1.4.5 SHED_FIFO

```
pi@raspberrypi:~/rt-tests $ sudo chrt --fifo 49 ./hackbench -l 1000000 -g 1q
Running in process mode with 1 groups using 40 file descriptors each (== 40 task
s)
Each sender will pass 1000000 messages of 100 bytes
```

Figure 8: Hackbench with shed_fifo and priority 49

```
pi@raspberrypi:~/rt-tests $ sudo ./cyclictest --policy=fifo -t -n p99
defaulting realtime priority to 5
# /dev/cpu_dma_latency set to Ous
policy: fifo: loadavg: 32.51 22.96 10.55 12/192 900
T: 0 ( 896) P: 5 I:1000 C: 53641 Min:
                                                     6 Act:
                                                              102 Avg: 638 Max:
                                                                                       696633
^CT: 1 ( 897) P: 5 I:1500 C: 39562 Min:
0: 2 ( 898) P: 5 I:2000 C: 30806 Min:
T: 2 ( 898) P: 5 I:2000 C: 30896 Min:
                                                       7 Act: 552 Avg:
                                                                            684 Max:
                                                                                         6957
                                                    8 Act:
                                                                          730 Max:
                                                                                       61437
                                                               33 Avg:
                                                    8 Act:
                                                               59 Avg:
                                                                         730 Max:
                                                                                       61437
                                                       Act: 1030 Avg:
         899) P: 5 I:2500 C:
                                 25055 Min:
                                                                         819 Max:
                                                                                       69314
```

Figure 9: Volontary with fifo

```
pi@raspberrypi:~/rt-tests $ sudo ./cyclictest --policy=fifo -t -n -p99
# /dev/cpu_dma_latency set to Ous
policy: fifo: loadavg: 33.00 36.43 20.08 4/166 2407
T: 0 ( 2404) P:99 I:1000 C:
                                 27582 Min:
                                                    8 Act:
                                                              11 Avg:
                                                                         65 Max:
                                                                                     49963
T: 1 (
T: 2 (
       2405) P:99 I:1500 C:
                                 18396 Min:
                                                    8 Act:
                                                              10 Avg:
                                                                         90 Max:
                                                                                     50376
       2406) P:99 I:2000 C:
                                 13804 Min:
                                                    9 Act:
                                                              13 Avg:
                                                                         114 Max:
                                                                                     48866
       2407) P:99 I:2500 C: 11042 Min:
                                                   10 Act:
                                                                        140 Max:
                                                              12 Avg:
                                                                                     50327
```

Figure 10: Preempt-rt with fifo

1.4.6 SHED_RR

```
Listing 7: Hackbench with shed_rr and priority 49

pi@raspberrypi:~/rt-tests$ \textsc{sudo chrt --rr 49 ./hackbench -1 1000000 -g 1q}

Each sender will pass 1000000 messages of 100 bytes
```

```
oi@raspberrypi:~/rt-tests $ sudo ./cyclictest --policy=rr -t -n -p99
/dev/cpu dma latency set to Ous
policy: rr: loadavg: 282.44 154.09 63.01 1/556 2009
T: 0 ( 2006) P:99 I:1000 C: 62093 Min:
                                            10 Act:
                                                      28 Avg:
                                                                72 Max:
                                                                           47856
                                                                96 Max:
T: 1 ( 2007) P:99 I:1500 C: 41401 Min:
                                            10 Act:
                                                                           47803
                                                      28 Avg:
T: 2 ( 2008) P:99 I:2000 C: 31086 Min:
                                            10 Act:
                                                      37 Avg:
                                                                           47686
                                                               119 Max:
T: 3 ( 2009) P:99 I:2500 C: 24848 Min:
                                            11 Act:
                                                      28 Avg:
                                                               144 Max:
                                                                           48077
```

Figure 11: Preempt-rt with fifo

```
Listing 8: Volontary kernel sudo ./cyclictest --policy=rr -t -n -p99 policy: rr: loadavg: 29.39 27.96 14.37 32/161 848
```

```
832) P:99 I:1000 C: 338191 Min:
                                                8 Act:
                                                          18 Avg:
                                                                                49660
                                                                     67 Max:
        833) P:99 I:1500 C: 225480 Min:
                                                8 Act:
                                                          54 Avg:
                                                                     96 Max:
                                                                                49563
        834) P:99 I:2000 C: 169312 Min:
                                                                                49511
                                                8 Act:
                                                          18 Avg:
                                                                    118 Max:
T: 3
        835) P:99 I:2500 C: 135316 Min:
                                                9 Act:
                                                          19 Avg:
                                                                    144 Max:
                                                                                47964
```

1.4.7 Consclusion

With hackbench we are introducing significant stress on our systems and are truly revealing the core difference between the voluntary and the full preemptable kernel: consistency. Avenged times are grouped more closely and although minimum times are vagly similar the interval between minimum and maximum times are vastly different in favour of the pre-emptable kernel. This is particularly apparent when hackbench is given a priority of 49 and using fifo. As our task have a higher priority we are pre-empting the hackbench tasks and running the cyclictest instead in the case of the preepmt-rt kernel. On the other hand the voluntary kernel is unable to perform they types of pre-emptions: the kernel has no way of interrupting these running routines eg: a systemcall. The problem now is that hackbench's principal revolves around systemcalls: the voluntary kernel's tasks will not be able to preempt⁴.

Hackbench code:

Figure 12: Hackbench : Sender code

Figure 13: Hackbench: reciver code

⁴It's dead jim.

2 ADA concurrent programs

2.1 Program 1

```
with Ada.Text_IO;
use Ada.Text_IO;
procedure Main is
--decleration of tasks
   task A;
   task B;
   task body A is
begin
loop
Put_Line("A");
Put_Line("B");
delay 1.0;
end loop;
end A;
   task body B is
begin
loop
Put_Line("C");
Put_Line("D");
delay 1.0;
end loop;
end B;
--creation of 2 instances of task
--main task
begin
null;
end Main;
```

Figure 14: Program 1

code

Observations The A,B,C,D are printed in order throughout the execution with there not being any apparent modification of that ordered sequence.

2.2 Program 2

```
with Ada.Text_IO;
use Ada.Text_IO;
with Ada.Real_Time;
with Ada. Calendar;
procedure Main2 is
--decleration of tasks
  task type A;
   task type B;
   task body A is
use Ada.Calendar;
begin
loop
delay 0.1;
Put_Line("A");
Put_Line("B");
end loop;
end A;
   task body B is
--declare usage
use Ada.Real_Time;
--variables of task
Wait_Time: Ada.Real_Time.Time;
Interval :constant Ada.Real_Time.Time_Span := Ada.Real_Time.Milliseconds (100);
loop
Wait_Time := Clock+Interval;
delay until Wait_Time ;
Put_Line("C");
Put_Line("D");
end loop;
end B;
--creation of 2 instances of tasknatm
type A_ptr is access A;
type B_ptr is access B;
AA : A_ptr;
BB : B_ptr;
--main task
begin
AA := new A;
BB := new B;
end Main2;
```

Figure 15: Program 2

code

Observations In this test we can observe that even though both treads are configure to sleep for the same 100ms time interval they eventually end up off sync. We can attribute this to the difference between the way time is treated in the *delay* and *delay until*.

delay This main difference is that delay uses an approximate relative time delay. It measured the time from a specific reference point. If this reference point is displaced in time by the process being pre-empted for example this introduces a delay of at least the amount of time specified, not the exact specified task. This introduced local drift (delay) can be cumulated resulting in this de-synchronization. If we wanted delay to wait for an absolute time then the task would have to run uninterrupted by any other task which is not the case here.

delay until This statement schedules for an absolute wake-up task, this works by making the task not schedule until the interval time has elapsed. Her again there is no guaranty on the actual time the task will be executed if for example the resource required to handle that task is not available (used by a higher priority task, ect ...) the task will still eventually stall. Yet, as there is no resource sharing in this case we can amuse that the task will be handled immediately⁵ after it is marked as ready.

 $^{^5}$ With very little latency