{"payload":{"header_redesign_enabled":false,"results":[{"id":"666912088","archived":false,"color":"#b2b7f8","followers":13,"has_funding_file":false,"hl_name":"Essenceia/low-latency-ethernet","hl_trunc_description":"RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project. ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":666912088,"name":"low-latency-ethernet","owner_id":9284208,"owner_login":"Essenceia","updated_at":"2024-01-10T21:30:54.964Z","has_issues":true}},"sponsorable":false,"topics":["fpga","tcp","udp","rtl","verilog","ethernet","hft"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEssenceia%252Flow-latency-ethernet%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Essenceia/low-latency-ethernet/star":{"post":"X1NQb3ZWztoNihPwk5GzijTjGz2zrCNViHJRqofqpB37ARV9bg3wsF5YUObYJKMfwTDZn-N6N1F7DbVIuh3CZw"},"/Essenceia/low-latency-ethernet/unstar":{"post":"SudNddp-Qb9KuzK9abgTBOKq40cPGpotR6MfOkHtvPDjKf-Y-Zq28g8EO_hKNZ8CE8YWtm2EJ6UjGs3f9xiBnw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VrbLusGwukY3ofRJhJW4anfkmB3jKasej7zWypM3LEiZSAMf6pHZIvBe3FfSSOM3WXE4cIE-pUQdCu6HdGo2Mw"}}},"title":"Repository search results"}