

STM32H750VB STM32H750ZB STM32H750IB STM32H750XB

32-bit Arm[®] Cortex[®]-M7 480MHz MCUs, 128 Kbyte Flash, 1 Mbyte RAM, 46 com. and analog interfaces, crypto

Datasheet - production data

Features

Includes ST state-of-the-art patented technology

Core

32-bit Arm[®] Cortex[®]-M7 core with double-precision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 480 MHz, MPU, 1027 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions

Memories


- 128 Kbytes of Flash memory
- 1 Mbyte of RAM: 192 Kbytes of TCM RAM (inc. 64 Kbytes of ITCM RAM + 128 Kbytes of DTCM RAM for time critical routines), 864 Kbytes of user SRAM, and 4 Kbytes of SRAM in Backup domain
- Dual mode Quad-SPI memory interface running up to 133 MHz
- Flexible external memory controller with up to 32-bit data bus:
 - SRAM, PSRAM, NOR Flash memory clocked up to 133 MHz in synchronous mode
 - SDRAM/LPSDR SDRAM
 - 8/16-bit NAND Flash memories
- · CRC calculation unit

Security

 ROP, PC-ROP, active tamper, secure firmware upgrade support, Secure access mode

General-purpose input/outputs

• Up to 168 I/O ports with interrupt capability



Reset and power management

- 3 separate power domains which can be independently clock-gated or switched off:
 - D1: high-performance capabilities
 - D2: communication peripherals and timers
 - D3: reset/clock control/power management
- 1.62 to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- Dedicated USB power embedding a 3.3 V internal regulator to supply the internal PHYs
- Embedded regulator (LDO) with configurable scalable output to supply the digital circuitry
- Voltage scaling in Run and Stop mode (6 configurable ranges)
- Backup regulator (~0.9 V)
- Voltage reference for analog peripheral/V_{REF+}
- Low-power modes: Sleep, Stop, Standby and V_{BAT} supporting battery charging

Low-power consumption

- V_{BAT} battery operating mode with charging capability
- CPU and domain power state monitoring pins
- 2.95 μA in Standby mode (Backup SRAM OFF, RTC/LSE ON)

Clock management

- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-48 MHz HSE, 32.768 kHz LSE
- 3× PLLs (1 for the system clock, 2 for kernel clocks) with Fractional mode

Interconnect matrix

- 3 bus matrices (1 AXI and 2 AHB)
- Bridges (5× AHB2-APB, 2× AXI2-AHB)

4 DMA controllers to unload the CPU

- 1× high-speed master direct memory access controller (MDMA) with linked list support
- 2× dual-port DMAs with FIFO
- 1× basic DMA with request router capabilities

Up to 35 communication peripherals

- 4× I2Cs FM+ interfaces (SMBus/PMBus)
- 4× USARTs/4x UARTs (ISO7816 interface, LIN, IrDA, up to 12.5 Mbit/s) and 1x LPUART
- 6× SPIs, 3 with muxed duplex I2S audio class accuracy via internal audio PLL or external clock, 1x I2S in LP domain (up to 150 MHz)
- 4x SAIs (serial audio interface)
- SPDIFRX interface
- SWPMI single-wire protocol master I/F
- MDIO Slave interface
- 2× SD/SDIO/MMC interfaces (up to 125 MHz)
- 2× CAN controllers: 2 with CAN FD, 1 with time-triggered CAN (TT-CAN)
- 2× USB OTG interfaces (1FS, 1HS/FS) crystalless solution with LPM and BCD
- Ethernet MAC interface with DMA controller
- HDMI-CEC
- 8- to 14-bit camera interface (up to 80 MHz)

11 analog peripherals

- 3× ADCs with 16-bit max. resolution (up to 36 channels, up to 3.6 MSPS)
- 1× temperature sensor
- 2× 12-bit D/A converters (1 MHz)
- 2× ultra-low-power comparators

- 2× operational amplifiers (7.3 MHz bandwidth)
- 1× digital filters for sigma delta modulator (DFSDM) with 8 channels/4 filters

Graphics

- LCD-TFT controller up to XGA resolution
- Chrom-ART graphical hardware Accelerator (DMA2D) to reduce CPU load
- Hardware JPEG Codec

Up to 22 timers and watchdogs

- 1× high-resolution timer (2.1 ns max resolution)
- 2× 32-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input (up to 240 MHz)
- 2× 16-bit advanced motor control timers (up to 240 MHz)
- 10× 16-bit general-purpose timers (up to 240 MHz)
- 5× 16-bit low-power timers (up to 240 MHz)
- 2× watchdogs (independent and window)
- 1× SysTick timer
- RTC with sub-second accuracy and hardware calendar

Cryptographic acceleration

- AES 128, 192, 256, TDES,
- HASH (MD5, SHA-1, SHA-2), HMAC
- True random number generators

Debug mode

- SWD & JTAG interfaces
- · 4-Kbyte Embedded Trace Buffer

96-bit unique ID

All packages are ECOPACK2 compliant



Contents

1	Intro	luction	6
2	Desc	ription	7
3	Fund	ional overview	2
	3.1	Arm® Cortex®-M7 with FPU	2
	3.2	Memory protection unit (MPU)	2
	3.3	Memories	3
		3.3.1 Embedded Flash memory	3
		3.3.2 Secure access mode	3
		3.3.3 Embedded SRAM	4
	3.4	Boot modes	4
	3.5	Power supply management	5
		3.5.1 Power supply scheme	5
		3.5.2 Power supply supervisor	
		3.5.3 Voltage regulator	
	3.6	Low-power strategy	
	3.7	Reset and clock controller (RCC)	
		3.7.1 Clock management	
		3.7.2 System reset sources	
	3.8	General-purpose input/outputs (GPIOs)	
	3.9	Bus-interconnect matrix	
	3.10	DMA controllers	
	3.11	Chrom-ART Accelerator (DMA2D)	1
	3.12	Nested vectored interrupt controller (NVIC)	2
	3.13	Extended interrupt and event controller (EXTI) 3:	2
	3.14	Cyclic redundancy check calculation unit (CRC) 3	2
	3.15	Flexible memory controller (FMC)	3
	3.16	Quad-SPI memory interface (QUADSPI)	3
	3.17	Analog-to-digital converters (ADCs)	3
	3.18	Temperature sensor	4
	3.19	V _{BAT} operation	4
			

3.20	Digital-to	o-analog converters (DAC)	35
3.21	Ultra-lov	v-power comparators (COMP)	35
3.22	Operation	onal amplifiers (OPAMP)	35
3.23	Digital fi	ilter for sigma-delta modulators (DFSDM)	36
3.24	Digital o	amera interface (DCMI)	37
3.25	LCD-TF	T controller	38
3.26	JPEG C	codec (JPEG)	38
3.27	True rar	ndom number generator (RNG)	38
3.28	Cryptog	raphic acceleration (CRYP and HASH)	39
3.29	Timers a	and watchdogs	39
	3.29.1	High-resolution timer (HRTIM1)	. 41
	3.29.2	Advanced-control timers (TIM1, TIM8)	. 42
	3.29.3	General-purpose timers (TIMx)	. 42
	3.29.4	Basic timers TIM6 and TIM7	. 43
	3.29.5	Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)	. 43
	3.29.6	Independent watchdog	. 43
	3.29.7	Window watchdog	
	3.29.8	SysTick timer	. 43
3.30		ne clock (RTC), backup SRAM and backup registers	
3.31	Inter-int	egrated circuit interface (I ² C)	45
3.32	Univers	al synchronous/asynchronous receiver transmitter (USART)	45
3.33	Low-pov	wer universal asynchronous receiver transmitter (LPUART)	46
3.34		eripheral interfaces (SPI)/integrated interchip nterfaces (I2S)	47
3.35		udio interfaces (SAI)	
3.36		RX Receiver Interface (SPDIFRX)	
3.37		vire protocol master interface (SWPMI)	
3.38	•	ement Data Input/Output (MDIO) slaves	
3.39		O/MMC card host interfaces (SDMMC)	
3.40		er area network (FDCAN1, FDCAN2)	
3.41	Univers	al serial bus on-the-go high-speed (OTG_HS)	50
3.42	Etherne	t MAC interface with dedicated DMA controller (ETH)	50
3.43		finition multimedia interface (HDMI) mer electronics control (CEC)	51
3.44		nfrastructure	

577

4	Memo	ry map _l	ping	52
5	Pin de	escriptio	ons	53
6	Electr	ical cha	racteristics (rev Y)	94
	6.1	Paramet	er conditions	94
		6.1.1	Minimum and maximum values	94
		6.1.2	Typical values	94
		6.1.3	Typical curves	94
		6.1.4	Loading capacitor	94
		6.1.5	Pin input voltage	94
		6.1.6	Power supply scheme	95
		6.1.7	Current consumption measurement	96
	6.2	Absolute	e maximum ratings	96
	6.3	Operatin	g conditions	98
		6.3.1	General operating conditions	98
		6.3.2	VCAP external capacitor	99
		6.3.3	Operating conditions at power-up / power-down	99
		6.3.4	Embedded reset and power control block characteristics	100
		6.3.5	Embedded reference voltage	101
		6.3.6	Supply current characteristics	102
		6.3.7	Wakeup time from low-power modes	115
		6.3.8	External clock source characteristics	116
		6.3.9	Internal clock source characteristics	120
		6.3.10	PLL characteristics	122
		6.3.11	Memory characteristics	124
		6.3.12	EMC characteristics	126
		6.3.13	Absolute maximum ratings (electrical sensitivity)	127
		6.3.14	I/O current injection characteristics	128
		6.3.15	I/O port characteristics	129
		6.3.16	NRST pin characteristics	136
		6.3.17	FMC characteristics	137
		6.3.18	Quad-SPI interface characteristics	157
		6.3.19	Delay block (DLYB) characteristics	159
		6.3.20	16-bit ADC characteristics	159
		6.3.21	DAC electrical characteristics	165
		6.3.22	Voltage reference buffer characteristics	168



		6.3.23	Temperature sensor characteristics	169
		6.3.24	Temperature and V _{BAT} monitoring	170
		6.3.25	Voltage booster for analog switch	171
		6.3.26	Comparator characteristics	172
		6.3.27	Operational amplifier characteristics	173
		6.3.28	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics .	176
		6.3.29	Camera interface (DCMI) timing specifications	178
		6.3.30	LCD-TFT controller (LTDC) characteristics	179
		6.3.31	Timer characteristics	181
		6.3.32	Communications interfaces	182
		6.3.33	JTAG/SWD interface characteristics	196
7	Elect	trical ch	aracteristics (rev V)	. 199
	7.1		eter conditions	
		7.1.1	Minimum and maximum values	
		7.1.2	Typical values	199
		7.1.3	Typical curves	199
		7.1.4	Loading capacitor	199
		7.1.5	Pin input voltage	199
		7.1.6	Power supply scheme	200
		7.1.7	Current consumption measurement	201
	7.2	Absolu	te maximum ratings	. 201
	7.3	Operati	ing conditions	. 203
		7.3.1	General operating conditions	
		7.3.2	VCAP external capacitor	
		7.3.3	Operating conditions at power-up / power-down	
		7.3.4	Embedded reset and power control block characteristics	
		7.3.5	Embedded reference voltage	207
		7.3.6	Supply current characteristics	208
		7.3.7	Wakeup time from low-power modes	220
		7.3.8	External clock source characteristics	221
		7.3.9	Internal clock source characteristics	225
		7.3.10	PLL characteristics	228
		7.3.11	Memory characteristics	230
		7.3.12	EMC characteristics	231
		7.3.13	Absolute maximum ratings (electrical sensitivity)	233
		7.3.14	I/O current injection characteristics	234



10	Revi	sion his	tory	. 332
9	Orde	ering inf	ormation	. 331
		8.6.1	Reference documents	330
	8.6	Therma	al characteristics	329
	8.5	TFBGA	A240+25 package information	326
	8.4	UFBGA	A176+25 package information	323
	8.3		76 package information	
	8.2		44 package information	
	8.1		00 package information	
8		_	ormation	
		7.3.32	Communication interfaces	
		7.3.31	Timer characteristics	
		7.3.30	LCD-TFT controller (LTDC) characteristics	
		7.3.29	Camera interface (DCMI) timing specifications	
		7.3.27 7.3.28	Operational amplifier characteristics	
		7.3.26	Comparator characteristics	
		7.3.25	Voltage booster for analog switch	
		7.3.24	Temperature and V _{BAT} monitoring	
		7.3.23	Temperature sensor characteristics	
		7.3.22	Voltage reference buffer characteristics	
		7.3.21	DAC characteristics	276
		7.3.20	16-bit ADC characteristics	267
		7.3.19	Delay block (DLYB) characteristics	267
		7.3.18	Quad-SPI interface characteristics	264
		7.3.17	FMC characteristics	242
		7.3.16	NRST pin characteristics	242
		7.3.15	I/O port characteristics	235



List of tables

Table 1.	STM32H750xB features and peripheral counts	18
Table 2.	System vs domain low-power mode	28
Table 3.	DFSDM implementation	37
Table 4.	Timer feature comparison	39
Table 5.	USART features	46
Table 6.	Legend/abbreviations used in the pinout table	58
Table 7.	STM32H750xB pin/ball definition	
Table 8.	Port A alternate functions	
Table 9.	Port B alternate functions	80
Table 10.	Port C alternate functions	
Table 11.	Port D alternate functions	83
Table 12.	Port E alternate functions	
Table 13.	Port F alternate functions	87
Table 14.	Port G alternate functions	
Table 15.	Port H alternate functions	
Table 16.	Port I alternate functions	
Table 17.	Port J alternate functions	
Table 18.	Port K alternate functions	
Table 19.	Voltage characteristics	
Table 20.	Current characteristics	
Table 21.	Thermal characteristics	
Table 22.	General operating conditions	
Table 23.	VCAP operating conditions	
Table 24.	Operating conditions at power-up / power-down (regulator ON)	
Table 25.	Reset and power control block characteristics	
Table 26.	Embedded reference voltage	
Table 27.	Internal reference voltage calibration values	
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM, regulator ON	. 103
Table 29.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache ON, regulator ON	. 104
Table 30.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache OFF, regulator ON	. 104
Table 31.	Typical consumption in Run mode and corresponding performance	
	versus code position	. 105
Table 32.	Typical current consumption batch acquisition mode	
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON	
Table 34.	Typical and maximum current consumption in Stop mode, regulator ON	
Table 35.	Typical and maximum current consumption in Standby mode	
Table 36.	Typical and maximum current consumption in VBAT mode	
Table 37.	Peripheral current consumption in Run mode	
Table 38.	Peripheral current consumption in Stop, Standby and VBAT mode	
Table 39.	Low-power mode wakeup timings	
Table 40.	High-speed external user clock characteristics	
Table 41.	Low-speed external user clock characteristics	
Table 42.	4-48 MHz HSE oscillator characteristics	
Table 43.	Low-speed external user clock characteristics	
Table 44	HSI48 oscillator characteristics	120



Table 45.	HSI oscillator characteristics	121
Table 46.	CSI oscillator characteristics	121
Table 47.	LSI oscillator characteristics	122
Table 48.	PLL characteristics (wide VCO frequency range)	
Table 49.	PLL characteristics (medium VCO frequency range)	
Table 50.	Flash memory characteristics	
Table 51.	Flash memory programming	
Table 52.	Flash memory endurance and data retention	
Table 53.	EMS characteristics	
Table 54.	EMI characteristics	
Table 55.	ESD absolute maximum ratings	
Table 56.	Electrical sensitivities	
Table 57.	I/O current injection susceptibility	
Table 58.	I/O static characteristics	
Table 59.	Output voltage characteristics for all I/Os except PC13, PC14, PC15 and PI8	
Table 60.	Output voltage characteristics for PC13, PC14, PC15 and PI8	
Table 61.	Output timing characteristics (HSLV OFF)	
Table 62.	Output timing characteristics (HSLV ON)	
Table 63.	NRST pin characteristics	
Table 64.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 65.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	
Table 66.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 67.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	
Table 68.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 69. Table 70.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 70.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 71.	Synchronous multiplexed NOR/PSRAM read timings	
Table 72.	Synchronous multiplexed PSRAM write timings	
Table 73.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 74.	Synchronous non-multiplexed PSRAM write timings	
Table 76.	Switching characteristics for NAND Flash read cycles	
Table 77.	Switching characteristics for NAND Flash write cycles	
Table 78.	SDRAM read timings	
Table 79.	LPSDR SDRAM read timings	
Table 80.	SDRAM write timings	
Table 81.	LPSDR SDRAM write timings	
Table 82.	QUADSPI characteristics in SDR mode	
Table 83.	QUADSPI characteristics in DDR mode	
Table 84.	Dynamics characteristics: Delay Block characteristics	
Table 85.	ADC characteristics	
Table 86.	ADC accuracy	
Table 87.	DAC characteristics	
Table 88.	DAC accuracy	
Table 89.	VREFBUF characteristics	168
Table 90.	Temperature sensor characteristics	169
Table 91.	Temperature sensor calibration values	170
Table 92.	V _{BAT} monitoring characteristics	
Table 93.	V _{BAT} charging characteristics	
Table 94.	Temperature monitoring characteristics	
Table 95.	Voltage booster for analog switch characteristics	171
Tahla 06	COMP characteristics	172



List of tables

Table 97.	OPAMP characteristics	. 173
Table 98.	DFSDM measured timing - 1.62-3.6 V	. 176
Table 99.	DCMI characteristics	. 178
Table 100.	LTDC characteristics	. 179
Table 101.	TIMx characteristics	. 181
Table 102.	Minimum i2c_ker_ck frequency in all I2C modes	. 182
Table 103.	I2C analog filter characteristics	. 182
Table 104.	SPI dynamic characteristics	
Table 105.	I ² S dynamic characteristics	. 186
Table 106.	SAI characteristics	. 188
Table 107.	MDIO Slave timing parameters	. 189
Table 108.	Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V	. 190
Table 109.	Dynamic characteristics: eMMC characteristics, VDD = 1.71 to 1.9 V	. 191
Table 110.	USB OTG_FS electrical characteristics	. 193
Table 111.	Dynamic characteristics: USB ULPI	. 193
Table 112.	Dynamics characteristics: Ethernet MAC signals for SMI	. 194
Table 113.	Dynamics characteristics: Ethernet MAC signals for RMII	. 195
Table 114.	Dynamics characteristics: Ethernet MAC signals for MII	
Table 115.	Dynamics JTAG characteristics	
Table 116.	Dynamics SWD characteristics	. 197
Table 117.	Voltage characteristics	
Table 118.	Current characteristics	
Table 119.	Thermal characteristics	. 202
Table 120.	General operating conditions	
Table 121.	Supply voltage and maximum frequency configuration	
Table 122.	VCAP operating conditions	
Table 123.	Operating conditions at power-up / power-down (regulator ON)	
Table 124.	Reset and power control block characteristics	
Table 125.	Embedded reference voltage	. 207
Table 126.	Internal reference voltage calibration values	
Table 127.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM, LDO regulator ON	. 209
Table 128.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache ON,	
	LDO regulator ON	. 210
Table 129.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache OFF,	
	LDO regulator ON	. 210
Table 130.	Typical and maximum current consumption batch acquisition mode,	
	LDO regulator ON	
Table 131.	Typical and maximum current consumption in Stop, LDO regulator ON	. 211
Table 132.	Typical and maximum current consumption in Sleep mode, LDO regulator	. 212
Table 133.	Typical and maximum current consumption in Standby	
Table 134.	Typical and maximum current consumption in VBAT mode	. 213
Table 135.	Peripheral current consumption in Run mode	. 215
Table 136.	Low-power mode wakeup timings	. 220
Table 137.	High-speed external user clock characteristics	. 221
Table 138.	Low-speed external user clock characteristics	. 222
Table 139.	4-48 MHz HSE oscillator characteristics	
Table 140.	Low-speed external user clock characteristics	. 224
Table 141.	HSI48 oscillator characteristics	. 225
Table 142	HSI oscillator characteristics	226



Table 143.	CSI oscillator characteristics	226
Table 144.	LSI oscillator characteristics	
Table 145.	PLL characteristics (wide VCO frequency range)	
Table 146.	PLL characteristics (medium VCO frequency range)	
Table 147.	Flash memory characteristics	
Table 148.	Flash memory programming	
Table 149.	Flash memory endurance and data retention	
Table 150.	EMS characteristics	
Table 151.	EMI characteristics	
Table 152.	ESD absolute maximum ratings	
Table 153.	Electrical sensitivities	
Table 154.	I/O current injection susceptibility	
Table 155.	I/O static characteristics	
Table 156.	Output voltage characteristics for all I/Os except PC13, PC14, PC15 and PI8	
Table 157.	Output voltage characteristics for PC13, PC14, PC15 and PI8	
Table 158.	Output timing characteristics (HSLV OFF)	
Table 159.	Output timing characteristics (HSLV ON)	
Table 160.	NRST pin characteristics	
Table 161.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 162.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	
Table 163.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 164.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	
Table 165.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 166.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 167.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 168.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 169.	Synchronous multiplexed NOR/PSRAM read timings	
Table 170.	Synchronous multiplexed PSRAM write timings	
Table 171.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 172.	Synchronous non-multiplexed PSRAM write timings	
Table 173.	Switching characteristics for NAND Flash read cycles	
Table 174.	Switching characteristics for NAND Flash write cycles	
Table 175.	SDRAM read timings	
Table 176.	LPSDR SDRAM read timings	
Table 177.	SDRAM Write timings	
Table 178.	LPSDR SDRAM Write timings	
Table 179.	QUADSPI characteristics in SDR mode	
Table 180.	QUADSPI characteristics in DDR mode	
Table 181.	Delay Block characteristics	
Table 182.	ADC characteristics	
Table 183.	Minimum sampling time vs RAIN	
Table 184.	ADC accuracy	
Table 185.	DAC characteristics	
Table 186.	DAC accuracy	
Table 187.	VREFBUF characteristics	
Table 188.	Temperature sensor characteristics	
Table 189.	Temperature sensor calibration values	
Table 190.	V _{BAT} monitoring characteristics	
Table 191.	V _{BAT} charging characteristics	
Table 192.	Temperature monitoring characteristics	
Table 193.	Voltage booster for analog switch characteristics	
Table 194.	COMP characteristics	ZÖJ



DS12556 Rev 6

11/336

List of tables

STM32H750VB STM32H750ZB STM32H750IB STM32H750XB

Table 195.	Operational amplifier characteristics	284
Table 196.	DFSDM measured timing - 1.62-3.6 V	287
Table 197.	DCMI characteristics	289
Table 198.	LTDC characteristics	290
Table 199.	TIMx characteristics	292
Table 200.	Minimum i2c_ker_ck frequency in all I2C modes	293
Table 201.	I2C analog filter characteristics	293
Table 202.	USART characteristics	294
Table 203.	SPI dynamic characteristics	296
Table 204.	I ² S dynamic characteristics	299
Table 205.	SAI characteristics	300
Table 206.	MDIO Slave timing parameters	
Table 207.	Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V	303
Table 208.	Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V	304
Table 209.	Dynamics characteristics: USB ULPI	306
Table 210.	Dynamics characteristics: Ethernet MAC signals for SMI	307
Table 211.	Dynamics characteristics: Ethernet MAC signals for RMII	308
Table 212.	Dynamics characteristics: Ethernet MAC signals for MII	308
Table 213.	Dynamics JTAG characteristics	309
Table 214.	Dynamics SWD characteristics:	310
Table 215.	LQPF100 package mechanical data	312
Table 216.	LQFP144 package mechanical data	316
Table 217.	LQFP176 package mechanical data	319
Table 218.	UFBGA176+25 package mechanical data	323
Table 219.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	324
Table 220.	TFBG240+25 ball package mechanical data	327
Table 221.	TFBGA240+25 recommended PCB design rules (0.8 mm pitch)	328
Table 222.	Thermal characteristics	329
Table 223.	Document revision history	332



List of figures

Figure 1.	STM32H750xB block diagram	 21
Figure 2.	Power-up/power-down sequence	 26
Figure 3.	STM32H750xB bus matrix	 30
Figure 4.	LQFP100 pinout	 53
Figure 5.	LQFP144 pinout	 54
Figure 6.	LQFP176 pinout	 55
Figure 7.	UFBGA176+25 ballout	 56
Figure 8.	TFBGA240+25 ballout	 57
Figure 9.	Pin loading conditions	 94
Figure 10.	Pin input voltage	 94
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	 96
Figure 13.	External capacitor C _{EXT}	
Figure 14.	High-speed external clock source AC timing diagram	 116
Figure 15.	Low-speed external clock source AC timing diagram	 117
Figure 16.	Typical application with an 8 MHz crystal	 119
Figure 17.	Typical application with a 32.768 kHz crystal	 120
Figure 18.	VIL/VIH for all I/Os except BOOT0	 130
Figure 19.	Recommended NRST pin protection	 136
Figure 20.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	 138
Figure 21.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	 140
Figure 22.	Asynchronous multiplexed PSRAM/NOR read waveforms	 141
Figure 23.	Asynchronous multiplexed PSRAM/NOR write waveforms	 143
Figure 24.	Synchronous multiplexed NOR/PSRAM read timings	 145
Figure 25.	Synchronous multiplexed PSRAM write timings	 147
Figure 26.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 27.	Synchronous non-multiplexed PSRAM write timings	 150
Figure 28.	NAND controller waveforms for read access	 151
Figure 29.	NAND controller waveforms for write access	 152
Figure 30.	NAND controller waveforms for common memory read access	 152
Figure 31.	NAND controller waveforms for common memory write access	 153
Figure 32.	SDRAM read access waveforms (CL = 1)	 154
Figure 33.	SDRAM write access waveforms	 155
Figure 34.	Quad-SPI timing diagram - SDR mode	 158
Figure 35.	Quad-SPI timing diagram - DDR mode	
Figure 36.	ADC accuracy characteristics (example for 12-bit resolution)	 162
Figure 37.	Typical connection diagram using the ADC	 163
Figure 38.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})	
Figure 39.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	
Figure 40.	12-bit buffered /non-buffered DAC	
Figure 41.	Channel transceiver timing diagrams	
Figure 42.	DCMI timing diagram	
Figure 43.	LCD-TFT horizontal timing diagram	
Figure 44.	LCD-TFT vertical timing diagram	
Figure 45.	SPI timing diagram - slave mode and CPHA = 0	
Figure 46.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	 185
Figure 47.	SPI timing diagram - master mode ⁽¹⁾	 185
Figure 48.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	 187



Figure 49.	I ² S master timing diagram (Philips protocol)(1)	
Figure 50.	SAI master timing waveforms	189
Figure 51.	SAI slave timing waveforms	189
Figure 52.	MDIO Slave timing diagram	190
Figure 53.	SDIO high-speed mode	192
Figure 54.	SD default mode	192
Figure 55.	DDR mode	192
Figure 56.	ULPI timing diagram	194
Figure 57.	Ethernet SMI timing diagram	195
Figure 58.	Ethernet RMII timing diagram	195
Figure 59.	Ethernet MII timing diagram	196
Figure 60.	JTAG timing diagram	198
Figure 61.	SWD timing diagram	198
Figure 62.	Pin loading conditions	199
Figure 63.	Pin input voltage	199
Figure 64.	Power supply scheme	200
Figure 65.	Current consumption measurement scheme	201
Figure 66.	External capacitor C _{EXT}	205
Figure 67.	High-speed external clock source AC timing diagram	221
Figure 68.	Low-speed external clock source AC timing diagram	222
Figure 69.	Typical application with an 8 MHz crystal	224
Figure 70.	Typical application with a 32.768 kHz crystal	225
Figure 71.	VIL/VIH for all I/Os except BOOT0	236
Figure 72.	Recommended NRST pin protection	242
Figure 73.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 74.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	245
Figure 75.	Asynchronous multiplexed PSRAM/NOR read waveforms	247
Figure 76.	Synchronous multiplexed NOR/PSRAM read timings	250
Figure 77.	Synchronous multiplexed PSRAM write timings	252
Figure 78.	Synchronous non-multiplexed NOR/PSRAM read timings	254
Figure 79.	Synchronous non-multiplexed PSRAM write timings	256
Figure 80.	NAND controller waveforms for read access	258
Figure 81.	NAND controller waveforms for write access	259
Figure 82.	NAND controller waveforms for common memory read access	259
Figure 83.	NAND controller waveforms for common memory write access	
Figure 84.	SDRAM read access waveforms (CL = 1)	261
Figure 85.	SDRAM write access waveforms	263
Figure 86.	QUADSPI timing diagram - SDR mode	
Figure 87.	Quad-SPI timing diagram - DDR mode	
Figure 88.	ADC accuracy characteristics (example for 12-bit resolution)	
Figure 89.	Typical connection diagram using the ADC	
Figure 90.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})	
Figure 91.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	275
Figure 92.	12-bit buffered /non-buffered DAC	
Figure 93.	Channel transceiver timing diagrams	
Figure 94.	DCMI timing diagram	
Figure 95.	LCD-TFT horizontal timing diagram	
Figure 96.	LCD-TFT vertical timing diagram	
Figure 97.	USART timing diagram in Master mode	
Figure 98.	USART timing diagram in Slave mode	
Figure 99.	SPI timing diagram - slave mode and CPHA = 0	297
Figure 100.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	297



Figure 101.	SPI timing diagram - master mode ⁽¹⁾	298
Figure 102.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	299
	I ² S master timing diagram (Philips protocol) ⁽¹⁾	
	SAI master timing waveforms	
	SAI slave timing waveforms	
	MDIO Slave timing diagram	
	SDIO high-speed mode	
•	SD default mode	
	DDR mode	
	ULPI timing diagram	
	Ethernet SMI timing diagram	
	Ethernet RMII timing diagram	
	Ethernet MII timing diagram	
	JTAG timing diagram	
	SWD timing diagram	
	LQFP100 package outline	
	LQFP100 recommended footprint	
	LQFP100 marking example (package top view)	
	LQFP144 package outline	
	LQFP144 package recommended footprint	
	LQFP144 marking example (package top view)	
	LQFP176 package outline	
	LQFP176 package recommended footprint	
	LQFP176 marking example (package top view)	
	UFBGA176+25 package outline	
	UFBGA176+25 package recommended footprint	
	UFBGA176+25 marking example (package top view)	
	TFBGA240+25 package outline	
•	TFBGA240+25 package recommended footprint	
Figure 130.	TFBGA240+25 marking example (package top view)	328



16/336

1 Introduction

This document provides information on STM32H750xB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering information.

This document should be read in conjunction with the STM32H750xB reference manual (RM0433), available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M7 core, please refer to the Cortex[®]-M7 Technical Reference Manual, available from the http://www.arm.com website.



DS12556 Rev 6

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

STM32H750xB devices are based on the high-performance Arm[®] Cortex[®]-M7 32-bit RISC core operating at up to 480 MHz. The Cortex[®] -M7 core features a floating point unit (FPU) which supports Arm[®] double-precision (IEEE 754 compliant) and single-precision data-processing instructions and data types. STM32H750xB devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H750xB devices incorporate high-speed embedded memories with a Flash memory of 128 Kbytes, up to 1 Mbyte of RAM (including 192 Kbytes of TCM RAM, up to 864 Kbytes of user SRAM and 4 Kbytes of backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access.

All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power RTC, a high-resolution timer, 12 general-purpose 16-bit timers, two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
 - Four I²Cs
 - Four USARTs, four UARTs and one LPUART
 - Six SPIs, three I2Ss in Half-duplex mode. To achieve audio class accuracy, the I2S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization.
 - Four SAI serial audio interfaces
 - One SPDIFRX interface
 - One SWPMI (Single Wire Protocol Master Interface)
 - Management Data Input/Output (MDIO) slaves
 - Two SDMMC interfaces
 - A USB OTG full-speed and a USB OTG high-speed interface with full-speed capability (with the ULPI)
 - One FDCAN plus one TT-FDCAN interface
 - An Ethernet interface
 - Chrom-ART Accelerator
 - HDMI-CEC
- Advanced peripherals including
 - A flexible memory control (FMC) interface
 - A Quad-SPI Flash memory interface
 - A camera interface for CMOS sensors
 - An LCD-TFT display controller
 - A JPEG hardware compressor/decompressor

Refer to *Table 1: STM32H750xB features and peripheral counts* for the list of peripherals available on each part number.

57

DS12556 Rev 6 17/336

STM32H750xB devices operate in the -40 to +85 °C temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor) and connecting the PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB (OTG FS and OTG HS) are available on all packages except LQFP100 to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H750xB devices are offered in 3 packages ranging from 100 pins to 240 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H750xB microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

Figure 1 shows the device block diagram.

Table 1. STM32H750xB features and peripheral counts

P	eripherals	STM32H750VB	STM32H750ZB	STM32H750IB	STM32H750XB		
Flash m	Flash memory in Kbytes		128				
	SRAM mapped onto AXI bus	512			512		
	SRAM1 (D2 domain)	128					
SRAM in Kbytes	SRAM2 (D2 domain)	128					
	SRAM3 (D2 domain)	32					
SRAM4 (D3 domain) 64		4					
TCM RAM in	ITCM RAM (instruction)	64					
Kbytes	DTCM RAM (data)	128					
Backup	SRAM (Kbytes)	4					
FMC		Yes					
General-purpose input/outputs		82	114	140	168		
Quad-SPI interface		Yes					
Ethernet		Yes					

DS12556 Rev 6 18/336



Table 1. STM32H750xB features and peripheral counts (continued)

High-resolution	Р	eripherals	STM32H750VB	STM32H750ZB	STM32H750IB	STM32H750XB	
Timers		High-resolution	1				
Basic		General-purpose	10				
Low-power 5	Timers	Advanced-control (PWM)		2	2		
Wakeup pins Tamper pins 2		Basic	2				
Tamper pins 2 3				ţ	5		
Random number generator	W	akeup pins					
SPI / I2S	Ta	amper pins				3	
SPI / I2S	Random	number generator		Ye	es		
I2C	Cryptog	raphic processor					
USART/UART/		SPI / I2S		6/3	3 ⁽¹⁾		
Communication interfaces		I2C	4				
SAI							
SPDIFRX 4 inputs							
SWPMI Yes							
MDIO Yes							
SDMMC 2	interfaces						
FDCAN/TT-FDCAN							
USB OTG_FS							
USB OTG_HS Yes							
Ethernet and camera interface Yes LCD-TFT Yes JPEG Codec Yes Chrom-ART Accelerator (DMA2D) Yes 16-bit ADCs 3 Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2 2 2 2							
LCD-TFT Yes JPEG Codec Yes Chrom-ART Accelerator (DMA2D) Yes 16-bit ADCs 3 Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2 2 2 2			Yes				
JPEG Codec Yes Chrom-ART Accelerator (DMA2D) Yes 16-bit ADCs 3 Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2 2 2 2	Ethernet a	nd camera interface	Yes				
Chrom-ART Accelerator (DMA2D) Yes 16-bit ADCs 3 Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2 2 4		LCD-TFT	Yes				
16-bit ADCs Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2	JPEG Codec		Yes				
Number of Direct channels 2 2 2 4 Number of Fast channels 3 9 9 9 Number of Slow channels 11 17 21 23 12-bit DAC Yes Number of channels 2 2 4 2 3 9 9 9 4 17 21 23	Chrom-ART Accelerator (DMA2D) Yes						
Number of Fast channels Number of Slow channels 11 17 21 23 12-bit DAC Number of channels 2	1	6-bit ADCs	3				
Number of Slow channels 11 17 21 23 12-bit DAC Number of channels 2							
12-bit DAC Yes Number of channels 2							
Number of channels 2	12-hit DAC						
Comparators 2							
	Co	omparators	2				
Operational amplifiers 2			2				
DFSDM Yes		·					
Maximum CPU frequency 480MHz ⁽²⁾⁽³⁾ /400 MHz	Maximui	m CPU frequency					
Operating voltage 1.71 to 3.6 V ⁽⁴⁾ 1.62 to 3.6 V ⁽⁵⁾			<u> </u>				



Table 1. STM32H750xB features and peripheral counts (continued)

Peripherals	STM32H750VB	STM32H750ZB	STM32H750IB	STM32H750XB
Operating temperatures	Ambient temperatures: –40 up to +85 °C ⁽⁶⁾			
Operating temperatures	Junction temperature: -40 to + 125 °C			
Package	LQFP100	LQFP144	LQFP176, UFBGA176+25	TFBGA240+25

- The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
- 2. The maximum CPU frequency of 480 MHz can be obtained on devices revision V.
- 3. The product junction temperature must be kept within the -40 to +105 °C temperature range.
- 4. Since the LQFP100 package does not feature the PDR_ON pin (tied internally to V_{DD}), the minimum V_{DD} value for this package is 1.71 V.
- 5. V_{DD}/V_{DDA} can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor) and connecting PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.
- 6. The product junction temperature must be kept within the -40 to +125 °C temperature range.






Figure 1. STM32H750xB block diagram



DS12556 Rev 6 21/336

3 Functional overview

3.1 Arm[®] Cortex[®]-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H750xB family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory. When an unauthorized access is performed, a memory management exception is

When an unauthorized access is performed, a memory management exception is generated.

3.3 Memories

3.3.1 Embedded Flash memory

The STM32H750xB devices embed 128 Kbytes of Flash memory that can be used for storing programs and data.

The Flash memory is organized as follows:

- 128 Kbytes of user Flash memory containing 128 Kbytes of System Flash memory from which the device can boot
- 2 Kbytes (64 Flash words) of user option bytes for user configuration

3.3.2 Secure access mode

In addition to other typical memory protection mechanism (RDP, PCROP), STM32H750xB devices introduce the Secure access mode, a new enhanced security feature. This mode allows developing user-defined secure services by ensuring, on the one hand code and data protection and on the other hand code safe execution.

Two types of secure services are available:

- STMicroelectronics Root Secure Services:
 - These services are embedded in System memory. They provide a secure solution for firmware and third-party modules installation. These services rely on cryptographic algorithms based on a device unique private key.
- User-defined secure services:
 - These services are embedded in user Flash memory. Examples of user secure services are proprietary user firmware update solution, secure Flash integrity check or any other sensitive applications that require a high level of protection.
 - The secure firmware is embedded in specific user Flash memory areas configured through option bytes.

Secure services are executed just after a reset and preempt all other applications to guarantee protected and safe execution. Once executed, the corresponding code and data are no more accessible.

The above secure services are available only for Cortex[®]-M7 core operating in Secure access mode. The other masters cannot access the option bytes involved in Secure access mode settings or the Flash secured areas.

57

DS12556 Rev 6

23/336

3.3.3 Embedded SRAM

All devices feature:

- 512 Kbytes of AXI-SRAM mapped onto AXI bus on D1 domain.
- SRAM1 mapped on D2 domain: 128 Kbytes
- SRAM2 mapped on D2 domain: 128 Kbytes
- SRAM3 mapped on D2 domain: 32 Kbytes
- SRAM4 mapped on D3 domain: 64 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or V_{BAT} mode.

RAM mapped to TCM interface (ITCM and DTCM):

Both ITCM and DTCM RAMs are 0 wait state memories. either They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the CPU(AHBP):

- 64 Kbytes of ITCM-RAM (instruction RAM)
 This RAM is connected to ITCM 64-bit interface designed for
 - This RAM is connected to ITCM 64-bit interface designed for execution of critical real-times routines by the CPU.
- 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports)
 The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex[®]-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs.

Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The System memory bootloader

57

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to *STM32* microcontroller System memory Boot mode application note (AN2606) for details.

3.5 Power supply management

3.5.1 Power supply scheme

STM32H750xB power supply voltages are the following:

- V_{DD} = 1.62 to 3.6 V: external power supply for I/Os, provided externally through V_{DD} pins.
- V_{DDLDO} = 1.62 to 3.6 V: supply voltage for the internal regulator supplying V_{CORE}
- V_{DDA} = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- V_{DD33USB} and V_{DD50USB}:
 - $V_{DD50USB}$ can be supplied through the USB cable to generate the $V_{DD33USB}$ via the USB internal regulator. This allows supporting a V_{DD} supply different from 3.3 V.
 - The USB regulator can be bypassed to supply directly $V_{DD33USB}$ if V_{DD} = 3.3 V.
- V_{BAT} = 1.2 to 3.6 V: power supply for the V_{SW} domain when V_{DD} is not present.
- V_{CAP}: V_{CORE} supply voltage, which values depend on voltage scaling (1.0 V, 1.1 V, 1.2 V or 1.35 V). They are configured through VOS bits in PWR_D3CR register and ODEN bit in the SYSCFG_PWRCR register. The V_{CORE} domain is split into the following power domains that can be independently switch off.
 - D1 domain containing some peripherals and the Cortex[®]-M7 core.
 - D2 domain containing a large part of the peripherals.
 - D3 domain containing some peripherals and the system control.

During power-up and power-down phases, the following power sequence requirements must be respected (see *Figure 2*):

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$) must remain below V_{DD} + 300 mV.
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

577

DS12556 Rev 6

25/336




Figure 2. Power-up/power-down sequence

1. V_{DDx} refers to any power supply among V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$.

3.5.2 **Power supply supervisor**

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry:

Power-on reset (POR)

The POR supervisor monitors V_{DD} power supply and compares it to a fixed threshold. The devices remain in Reset mode when V_{DD} is below this threshold,

Power-down reset (PDR)

The PDR supervisor monitors V_{DD} power supply. A reset is generated when V_{DD} drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR_ON pin.

Brownout reset (BOR)

The BOR supervisor monitors V_{DD} power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when V_{DD} drops below this threshold.

DS12556 Rev 6 26/336



3.5.3 Voltage regulator

The same voltage regulator supplies the 3 power domains (D1, D2 and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through 6 power supply levels:

- Run mode (VOS0 to VOS3)
 - Scale 0: boosted performance (available only with LDO regulator)
 - Scale 1: high performance
 - Scale 2: medium performance and consumption
 - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
 - Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
 - Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled
 The peripheral functionality is disabled but wakeup from Stop mode is possible through GPIO or asynchronous interrupt.

3.6 Low-power strategy

There are several ways to reduce power consumption on STM32H750xB:

- Decrease the dynamic power consumption by slowing down the system clocks even in Run mode and by individually clock gating the peripherals that are not used.
- Save power consumption when the CPU is idle, by selecting among the available low-power mode according to the user application needs. This allows achieving the best compromise between short startup time, low-power consumption, as well as available wakeup sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU sub-system clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (System clock stopped)
- DStandby (Domain powered down)
- Standby (System powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex[®]-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally the system can enter Stop or Standby when all EXTI wakeup sources are cleared and the power domains are in DStop or DStandby mode.

57

DS12556 Rev 6 27/336

System power mode	D1 domain power mode	D2 domain power mode	D3 domain power mode		
Run	DRun/DStop/DStandby	DRun/DStop/DStandby	DRun		
Stop	DStop/DStandby	DStop/DStandby	DStop		
Standby	DStandby	DStandby	DStandby		

Table 2. System vs domain low-power mode

3.7 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows to apply clock ratios to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), the system frequency can be changed without modifying the baudrate.

3.7.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
 - 64 MHz HSI clock
 - 48 MHz RC oscillator
 - 4 MHz CSI clock
 - 32 kHz LSI clock
- External oscillators:
 - HSE clock: 4-50 MHz (generated from an external source) or 4-48 MHz(generated from a crystal/ceramic resonator)
 - LSE clock: 32.768 kHz

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

3.7.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr por rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

3.8 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.


After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.9 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow interconnecting bus masters with bus slaves (see *Figure 3*).

57





3.10 DMA controllers

The devices feature four DMA instances to unload CPU activity:

A master direct memory access (MDMA)

The MDMA is a high-speed DMA controller, which is in charge of all types of memory transfers (peripheral to memory, memory to memory, memory to peripheral), without any CPU action. It features a master AXI interface and a dedicated AHB interface to access Cortex[®]-M7 TCM memories.

The MDMA is located in D1 domain. It is able to interface with the other DMA controllers located in D2 domain to extend the standard DMA capabilities, or can manage peripheral DMA requests directly.

Each of the 16 channels can perform single block transfers, repeated block transfers and linked list transfers.

- Two dual-port DMAs (DMA1, DMA2) located in D2 domain, with FIFO and request router capabilities.
- One basic DMA (BDMA) located in D3 domain, with request router capabilities.

The DMA request router could be considered as an extension of the DMA controller. It routes the DMA peripheral requests to the DMA controller itself. This allowing managing the DMA requests with a high flexibility, maximizing the number of DMA requests that run concurrently, as well as generating DMA requests from peripheral output trigger or DMA event.

3.11 Chrom-ART Accelerator (DMA2D)

The Chrom-Art Accelerator (DMA2D) is a graphical accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- · Rectangle composition with blending and pixel format conversion

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables. The DMA2D also supports block based YCbCr to handle JPEG decoder output.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

47/

DS12556 Rev 6

31/336

3.12 **Nested vectored interrupt controller (NVIC)**

The devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and handle up to 150 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor context automatically saved on interrupt entry, and restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.13 Extended interrupt and event controller (EXTI)

The EXTI controller performs interrupt and event management. In addition, it can wake up the processor, power domains and/or D3 domain from Stop mode.

The EXTI handles up to 89 independent event/interrupt lines split as 28 configurable events and 61 direct events.

Configurable events have dedicated pending flags, active edge selection, and software trigger capable.

Direct events provide interrupts or events from peripherals having a status flag.

3.14 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.



3.15 Flexible memory controller (FMC)

The FMC controller main features are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

3.16 Quad-SPI memory interface (QUADSPI)

All devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It supports both single and double datarate operations.

It can operate in any of the following modes:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash memory can be mapped, and 8-, 16- and 32-bit data accesses are supported as well as code execution.

The opcode and the frame format are fully programmable.

3.17 Analog-to-digital converters (ADCs)

The STM32H750xB devices embed three analog-to-digital converters, which resolution can be configured to 16, 14, 12, 10 or 8 bits.

Each ADC shares up to 20 external channels, performing conversions in the Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- · Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing to automatically transfer ADC converted values to a destination location without any software action.

4

DS12556 Rev 6 33/336

In addition, an analog watchdog feature can accurately monitor the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM6, TIM8, TIM15, HRTIM1 and LPTIM1 timer.

3.18 Temperature sensor

STM32H750xB devices embed a temperature sensor that generates a voltage (V_{TS}) that varies linearly with the temperature. This temperature sensor is internally connected to ADC3_IN18. The conversion range is between 1.7 V and 3.6 V. It can measure the device junction temperature ranging from -40 up to +125 °C.

The temperature sensor have a good linearity, but it has to be calibrated to obtain a good overall accuracy of the temperature measurement. As the temperature sensor offset varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the System memory area, which is accessible in Read-only mode.

3.19 V_{BAT} operation

The V_{BAT} power domain contains the RTC, the backup registers and the backup SRAM.

To optimize battery duration, this power domain is supplied by V_{DD} when available or by the voltage applied on VBAT pin (when V_{DD} supply is not present). V_{BAT} power is switched when the PDR detects that V_{DD} dropped below the PDR level.

The voltage on the VBAT pin could be provided by an external battery, a supercapacitor or directly by V_{DD} , in which case, the V_{BAT} mode is not functional.

 V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note:

When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .



3.20 Digital-to-analog converters (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- external triggers for conversion
- input voltage reference V_{RFF+} or internal VREFBUF reference.

The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.21 Ultra-low-power comparators (COMP)

STM32H750xB devices embed two rail-to-rail comparators (COMP1 and COMP2). They feature programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) as well as selectable output polarity.

The reference voltage can be one of the following:

- An external I/O
- A DAC output channel
- An internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and be combined into a window comparator.

3.22 Operational amplifiers (OPAMP)

STM32H750xB devices embed two rail-to-rail operational amplifiers (OPAMP1 and OPAMP2) with external or internal follower routing and PGA capability.

The operational amplifier main features are:

- PGA with a non-inverting gain ranging of 2, 4, 8 or 16 or inverting gain ranging of -1, -3,
 -7 or -15
- One positive input connected to DAC
- Output connected to internal ADC
- Low input bias current down to 1 nA
- Low input offset voltage down to 1.5 mV
- Gain bandwidth up to 7.3 MHz



DS12556 Rev 6

35/336

The devices embeds two operational amplifiers (OPAMP1 and OPAMP2) with two inputs and one output each. These three I/Os can be connected to the external pins, thus enabling any type of external interconnections. The operational amplifiers can be configured internally as a follower, as an amplifier with a non-inverting gain ranging from 2 to 16 or with inverting gain ranging from -1 to -15.

3.23 Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external $\Sigma\Delta$ modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on $\Sigma\Delta$ modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. DFSDM features optional parallel data stream inputs from internal ADC peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various $\Sigma\Delta$ modulators). DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
 - configurable SPI interface to connect various SD modulator(s)
 - configurable Manchester coded 1 wire interface support
 - PDM (Pulse Density Modulation) microphone input support
 - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
 - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
 - internal sources: ADC data or memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
 - Sinc^x filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
 - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
 - software trigger
 - internal timers
 - external events
 - start-of-conversion synchronously with first digital filter module (DFSDM0)
- analog watchdog feature:
 - low value and high value data threshold registers
 - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
 - input from final output data or from selected input digital serial channels
 - continuous monitoring independently from standard conversion



- short circuit detector to detect saturated analog input values (bottom and top range):
 - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
 - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event
- extremes detector:
 - storage of minimum and maximum values of final conversion data
 - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
 - "regular" conversions can be requested at any time or even in Continuous mode without having any impact on the timing of "injected" conversions
 - "injected" conversions for precise timing and with high conversion priority

DFSDM features

DFSDM1

Number of filters

4

Number of input transceivers/channels

Internal ADC parallel input

X

Number of external triggers

Regular channel information in identification register

Table 3. DFSDM implementation

3.24 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can achieve a data transfer rate up to 140 Mbyte/s using a 80 MHz pixel clock. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports Continuous mode or Snapshot (a single frame) mode
- Capability to automatically crop the image

3.25 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x64-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events
- AXI master interface with burst of 16 words

3.26 JPEG Codec (JPEG)

The JPEG Codec can encode and decode a JPEG stream as defined in the **ISO/IEC 10918-1** specification. It provides an fast and simple hardware compressor and decompressor of JPEG images with full management of JPEG headers.

The JPEG codec main features are as follows:

- 8-bit/channel pixel depths
- Single clock per pixel encoding and decoding
- Support for JPEG header generation and parsing
- Up to four programmable quantization tables
- Fully programmable Huffman tables (two AC and two DC)
- Fully programmable minimum coded unit (MCU)
- Encode/decode support (non simultaneous)
- Single clock Huffman coding and decoding
- Two-channel interface: Pixel/Compress In, Pixel/Compressed Out
- Support for single greyscale component
- Ability to enable/disable header processing
- Fully synchronous design
- Configuration for High-speed decode mode

3.27 True random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.



3.28 Cryptographic acceleration (CRYP and HASH)

The devices embed a cryptographic processor that supports the advanced cryptographic algorithms usually required to ensure confidentiality, authentication, data integrity and non-repudiation when exchanging messages with a peer:

- Encryption/Decryption
 - DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
 - AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (Counter mode) chaining algorithms, 128, 192 or 256-bit key
- Universal HASH
 - SHA-1 and SHA-2 (secure HASH algorithms)
 - MD5
 - HMAC

The cryptographic accelerator supports DMA request generation.

3.29 Timers and watchdogs

The devices include one high-resolution timer, two advanced-control timers, ten general-purpose timers, two basic timers, five low-power timers, two watchdogs and a SysTick timer.

All timer counters can be frozen in Debug mode.

Table 4 compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary output	Max interface clock (MHz)	Max timer clock (MHz)
High- resolution timer	HRTIM1	16-bit	Up	/1 /2 /4 (x2 x4 x8 x16 x32, with DLL)	Yes	10	Yes	480	480
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	120	240

Table 4. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary output	Max interface clock (MHz)	Max timer clock (MHz)
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	120	240
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	120	240
General	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	120	240
purpose	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	120	240
	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1	120	240
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1	120	240
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	120	240
Low- power timer	LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5	16-bit	Up	1, 2, 4, 8, 16, 32, 64, 128	No	0	No	120	240

The maximum timer clock is up to 480 MHz depending on TIMPRE bit in the RCC_CFGR register and D2PRE1/2 bits in RCC_D2CFGR register.



3.29.1 High-resolution timer (HRTIM1)

The high-resolution timer (HRTIM1) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 6 timers, 1 master and 5 slaves, totaling 10 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 5 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

The HRTIM1 timer is made of a digital kernel clocked at 480 MHz The high-resolution is available on the 10 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM1 timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, Burst mode controller, Push-pull and Resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.



DS12556 Rev 6 41/336

3.29.2 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (Edge- or Center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

3.29.3 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32H750xB devices (see *Table 4* for differences).

TIM2, TIM3, TIM4, TIM5

The devices include 4 full-featured general-purpose timers: TIM2, TIM3, TIM4 and TIM5. TIM2 and TIM5 are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler while TIM3 and TIM4 are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. All timers feature 4 independent channels for input capture/output compare, PWM or One-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

TIM2, TIM3, TIM4 and TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM12, TIM13, TIM14, TIM15, TIM16, TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13. TIM14. TIM16 and TIM17 feature one independent channel, whereas TIM12. and TIM15 have two independent channels for input capture/output compare, PWM or One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers or used as simple timebases.



3.29.4 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

3.29.5 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)

The low-power timers have an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / One-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.29.6 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.29.7 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

3.29.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.



3.30 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{BAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.

All RTC events (Alarm, Wakeup Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

3.31 Inter-integrated circuit interface (I2C)

STM32H750xB devices embed four I²C interfaces.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and Master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

3.32 Universal synchronous/asynchronous receiver transmitter (USART)

STM32H750xB devices have four embedded universal synchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7 and UART8). Refer to *Table 5* for a summary of USARTx and UARTx features.

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire Half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 12.5 Mbit/s.

USART1, USART2, USART3 and USART6 also provide Smartcard mode (ISO 7816 compliant) and SPI-like communication capability.

The USARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

57

DS12556 Rev 6 45/336

All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wakeup from Stop mode is programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

Table 5. USART features

USART modes/features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Hardware flow control for modem	X	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode (Master/Slave)	Х	-
Smartcard mode	Х	-
Single-wire Half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	Х
LIN mode	Х	Х
Dual clock domain and wakeup from low power mode	Х	Х
Receiver timeout interrupt	Х	Х
Modbus communication	Х	Х
Auto baud rate detection	Х	Х
Driver Enable	Х	Х
USART data length	7, 8 and	d 9 bits
Tx/Rx FIFO	Х	Х
Tx/Rx FIFO size	1	6

^{1.} X = supported.

3.33 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.



The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wakeup from Stop mode are programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.34 Serial peripheral interfaces (SPI)/integrated interchip sound interfaces (I2S)

The devices feature up to six SPIs (SPI2S1, SPI2S2, SPI2S3, SPI4, SPI5 and SPI6) that allow communicating up to 150 Mbits/s in Master and Slave modes, in Half-duplex, Full-duplex and Simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. All SPI interfaces support NSS pulse mode, TI mode, Hardware CRC calculation and 8x 8-bit embedded Rx and Tx FIFOs with DMA capability.

Three standard I^2S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in Master or Slave mode, in Simplex or Full-duplex communication mode, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I^2S interfaces is/are configured in Master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I^2S interfaces support 16x 8-bit embedded Rx and Tx FIFOs with DMA capability.

3.35 Serial audio interfaces (SAI)

The devices embed 4 SAIs (SAI1, SAI2, SAI3 and SAI4) that allow designing many stereo or mono audio protocols such as I2S, LSB or MSB-justified, PCM/DSP, TDM or AC'97. An SPDIF output is available when the audio block is configured as a transmitter. To bring this level of flexibility and reconfigurability, the SAI contains two independent audio sub-blocks. Each block has it own clock generator and I/O line controller.

Audio sampling frequencies up to 192 kHz are supported.

In addition, up to 8 microphones can be supported thanks to an embedded PDM interface. The SAI can work in master or slave configuration. The audio sub-blocks can be either receiver or transmitter and can work synchronously or asynchronously (with respect to the other one). The SAI can be connected with other SAIs to work synchronously.



DS12556 Rev 6 47/336

3.36 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main SPDIFRX features are the following:

- Up to 4 inputs available
- Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal will be available, the SPDIFRX will re-sample the incoming signal, decode the Manchester stream, recognize frames, sub-frames and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif_frame_sync, which toggles at the S/PDIF sub-frame rate that will be used to compute the exact sample rate for clock drift algorithms.

3.37 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- Full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

3.38 Management Data Input/Output (MDIO) slaves

The devices embed an MDIO slave interface it includes the following features:

- 32 MDIO Registers addresses, each of which is managed using separate input and output data registers:
 - 32 x 16-bit firmware read/write, MDIO read-only output data registers
 - 32 x 16-bit firmware read-only, MDIO write-only input data registers
- Configurable slave (port) address
- Independently maskable interrupts/events:
 - MDIO Register write
 - MDIO Register read
 - MDIO protocol error
- Able to operate in and wake up from Stop mode

3.39 SD/SDIO/MMC card host interfaces (SDMMC)

Two SDMMC host interfaces are available. They support *MultiMediaCard System*Specification Version 4.51 in three different databus modes: 1 bit (default), 4 bits and 8 bits.

Both interfaces support the *SD memory card specifications version 4.1.* and the *SDIO card specification version 4.0.* in two different databus modes: 1 bit (default) and 4 bits.

Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a stack of MMC Version 4.51 or previous.

The SDMMC host interface embeds a dedicated DMA controller allowing high-speed transfers between the interface and the SRAM.

3.40 Controller area network (FDCAN1, FDCAN2)

The controller area network (CAN) subsystem consists of two CAN modules, a shared message RAM memory and a clock calibration unit.

Both CAN modules (FDCAN1 and FDCAN2) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

FDCAN1 supports time triggered CAN (TT-FDCAN) specified in ISO 11898-4, including event synchronized time-triggered communication, global system time, and clock drift compensation. The FDCAN1 contains additional registers, specific to the time triggered feature. The CAN FD option can be used together with event-triggered and time-triggered CAN communication.

A 10-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers (and triggers for TT-FDCAN). This message RAM is shared between the two FDCAN1 and FDCAN2 modules.

The common clock calibration unit is optional. It can be used to generate a calibrated clock for both FDCAN1 and FDCAN2 from the HSI internal RC oscillator and the PLL, by evaluating CAN messages received by the FDCAN1.

57

DS12556 Rev 6 49/336

3.41 Universal serial bus on-the-go high-speed (OTG HS)

The devices embed two USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. OTG-HS1 supports both full-speed and high-speed operations, while OTG-HS2 supports only full-speed operations. They both integrate the transceivers for full-speed operation (12 Mbit/s) and are able to operate from the internal HSI48 oscillator. OTG-HS1 features a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG-HS1 in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripherals are compliant with the USB 2.0 specification and with the OTG 2.0 specification. They have software-configurable endpoint setting and supports suspend/resume. The USB OTG controllers require a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 9 bidirectional endpoints (including EP0)
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode (OTG_HS1 only) The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.42 Ethernet MAC interface with dedicated DMA controller (ETH)

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.



The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

3.43 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wakeup the MCU from Stop mode on data reception.

3.44 Debug infrastructure

The devices offer a comprehensive set of debug and trace features to support software development and system integration.

- Breakpoint debugging
- Code execution tracing
- Software instrumentation
- JTAG debug port
- Serial-wire debug port
- Trigger input and output
- Serial-wire trace port
- Trace port
- Arm[®] CoreSight[™] debug and trace components

The debug can be controlled via a JTAG/Serial-wire debug access port, using industry standard debugging tools.

The trace port performs data capture for logging and analysis.

577


DS12556 Rev 6 51/336

4 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.


5 Pin descriptions

Figure 4. LQFP100 pinout



1. The above figure shows the package top view.


Figure 5. LQFP144 pinout



1. The above figure shows the package top view.

57

Figure 6. LQFP176 pinout



1. The above figure shows the package top view.



Figure 7. UFBGA176+25 ballout

	rigule 7. of BOATTO-20 ballout														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Α	PE3	PE2	PE1	PE0	PB8	PB5	PG14	PG13	PB4	PB3	PD7	PC12	PA15	PA14	PA13
В	PE4	PE5	PE6	PB9	PB7	PB6	PG15	PG12	PG11	PG10	PD6	PD0	PC11	PC10	PA12
С	VBAT	PI7	PI6	PI5	VDD	PDR_ON	VDD	VDD	VDD	PG9	PD5	PD1	PI3	PI2	PA11
D	PC13	PI8	PI9	PI4	VSS	воото	VSS	VSS	VSS	PD4	PD3	PD2	PH15	PI1	PA10
E	PC14- OSC32_ IN	PF0	PI10	PI11								PH13	PH14	PI0	PA9
F	PC15- OSC32_ OUT	VSS	VDD	PH2		VSS	VSS	VSS	VSS	VSS		VSS	VCAP	PC9	PA8
G	PH0- OSC_IN	VSS	VDD	PH3		VSS	VSS	VSS	VSS	VSS		VSS	VDD	PC8	PC7
Н	PH1- OSC_ OUT	PF2	PF1	PH4		VSS	VSS	VSS	VSS	VSS		VSS	VDD 33USB	PG8	PC6
J	NRST	PF3	PF4	PH5		VSS	VSS	VSS	VSS	VSS		VDD	VDD	PG7	PG6
K	PF7	PF6	PF5	VDD		VSS	VSS	VSS	VSS	VSS		PH12	PG5	PG4	PG3
L	PF10	PF9	PF8	VSS								PH11	PH10	PD15	PG2
М	VSSA	PC0	PC1	PC2_C	PC3_C	PB2	PG1	VSS	VSS	VCAP	PH6	PH8	PH9	PD14	PD13
N	VREF-	PA1	PA0	PA4	PC4	PF13	PG0	VDD	VDD	VDD	PE13	PH7	PD12	PD11	PD10
Р	VREF+	PA2	PA6	PA5	PC5	PF12	PF15	PE8	PE9	PE11	PE14	PB12	PB13	PD9	PD8
R	VDDA	PA3	PA7	PB1	PB0	PF11	PF14	PE7	PE10	PE12	PE15	PB10	PB11	PB14	PB15
															MSv4191

1. The above figure shows the package top view.

577

Figure 8. TFBGA240+25 ballout

							,										
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Α	VSS	PI6	PI5	PI4	PB5	VDD LDO	VCAP	PK5	PG10	PG9	PD5	PD4	PC10	PA15	PI1	PI0	VSS
В	VBAT	VSS	PI7	PE1	PB6	VSS	PB4	PK4	PG11	PJ15	PD6	PD3	PC11	PA14	PI2	PH15	PH14
С	PC15- OSC32_ OUT	PC14- OSC32_ IN	PE2	PE0	PB7	PB3	PK6	PK3	PG12	VSS	PD7	PC12	VSS	PI3	PA13	VSS	VDD LDO
D	PE5	PE4	PE3	PB9	PB8	PG15	PK7	PG14	PG13	PJ14	PJ12	PD2	PD0	PA10	PA9	PH13	VCAP
Е	NC	PI9	PC13	PI8	PE6	VDD	PDR_ ON	BOO T0	VDD	PJ13	VDD	PD1	PC8	PC9	PA8	PA12	PA11
F	NC	VSS	PI10	PI11	VDD								PC7	PC6	PG8	PG7	VDD33 USB
G	PF2	NC	PF1	PF0	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PG5	PG6	VSS	VDD50 USB
Н	PI12	PI13	PI14	PF3	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PG4	PG3	PG2	PK2
J	PH1- OSC_ OUT	PH0- OSC_IN	VSS	PF5	PF4		VSS	VSS	VSS	VSS	VSS		VDD	PK0	PK1	VSS	VSS
K	NRST	PF6	PF7	PF8	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PJ11	VSS	NC	NC
L	VDDA	PC0	PF10	PF9	VDD		VSS	VSS	VSS	VSS	VSS		VDD	PJ10	VSS	NC	NC
M	VREF+	PC1	PC2	PC3	VDD								VDD	PJ9	VSS	NC	NC
N	VREF-	PH2	PA2	PA1	PA0	PJ0	VDD	VDD	PE10	VDD	VDD	VDD	PJ8	PJ7	PJ6	VSS	NC
Р	VSSA	PH3	PH4	PH5	PI15	PJ1	PF13	PF14	PE9	PE11	PB10	PB11	PH10	PH11	PD15	PD14	VDD
R	PC2_C	PC3_C	PA6	VSS	PA7	PB2	PF12	VSS	PF15	PE12	PE15	PJ5	PH9	PH12	PD11	PD12	PD13
Т	PA0_C	PA1_C	PA5	PC4	PB1	PJ2	PF11	PG0	PE8	PE13	PH6	VSS	PH8	PB12	PB15	PD10	PD9
U	VSS	PA3	PA4	PC5	PB0	PJ3	PJ4	PG1	PE7	PE14	VCAP	VDD LDO	PH7	PB13	PB14	PD8	VSS
							_	_					_	_		M	Sv/1011\/

MSv41911V3

1. The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition						
Pin na	ame		ecified in brackets below the pin name, the pin function during same as the actual pin name						
		S	Supply pin						
Pin t	VIDO	I	Input only pin						
FIII	ype	I/O	Input / output pin						
		ANA	Analog-only Input						
		FT	5 V tolerant I/O						
		TT	3.3 V tolerant I/O						
		В	Dedicated BOOT0 pin						
		RST Bidirectional reset pin with embedded weak pull-up resistor							
I/O stru	ıcture	Option for TT and FT I/Os							
		_f	I2C FM+ option						
		_a	analog option (supplied by V _{DDA})						
		_u	USB option (supplied by V _{DD33USB})						
		_h	High-speed low-voltage I/O						
Not	es	Unless otherwise sp after reset.	ecified by a note, all I/Os are set as floating inputs during and						
Pin functions	Alternate functions	Functions selected t	hrough GPIOx_AFR registers						
1 III IUIICIIOIIS	Additional functions	Functions directly se	elected/enabled through peripheral registers						



Table 7. STM32H750xB pin/ball definition

	Р	in/ball r	name		Table 7. STIVIS					
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
1	1	A2	1	C3	PE2	I/O	FT_h	-	TRACECLK, SAI1_CK1, SPI4_SCK, SAI1_MCLK_A, SAI4_MCLK_A, QUADSPI_BK1_IO2, SAI4_CK1, ETH_MII_TXD3, FMC_A23, EVENTOUT	-
2	2	A1	2	D3	PE3	I/O	FT_h	-	TRACED0, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, FMC_A19, EVENTOUT	-
3	3	B1	3	D2	PE4	I/O	FT_h	-	TRACED1, SAI1_D2, DFSDM1_DATIN3, TIM15_CH1N, SPI4_NSS, SAI1_FS_A, SAI4_FS_A, SAI4_D2, FMC_A20, DCMI_D4, LCD_B0, EVENTOUT	-
4	4	B2	4	D1	PE5	I/O	FT_h	-	TRACED2, SAI1_CK2, DFSDM1_CKIN3, TIM15_CH1, SPI4_MISO, SAI1_SCK_A, SAI4_SCK_A, SAI4_CK2, FMC_A21, DCMI_D6, LCD_G0, EVENTOUT	-
5	5	В3	5	E5	PE6	I/O	FT_h	-	TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, SAI1_SD_A, SAI4_SD_A, SAI4_D1, SAI2_MCLK_B, TIM1_BKIN2_COMP12, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT	-
-	-	H10	-	A1	VSS	S	-	-	-	-
	-	-	-	-	VDD	S	-	-	-	-
6	6	C1	6	B1	VBAT	S	-	-	-	-
-	-	J6	-	B2	VSS	S	-	-	-	-
-	-	D2	7	E4	PI8	I/O	FT	-	EVENTOUT	RTC_ TAMP2/ WKUP3
7	7	D1	8	E3	PC13	I/O	FT	-	EVENTOUT	RTC_ TAMP1/ RTC_TS/ WKUP2
-	-	J7	-	В6	VSS	S	-	-	-	-
8	8	E1	9	C2	PC14- OSC32_IN (OSC32_IN) ⁽¹⁾	I/O	FT	-	EVENTOUT	OSC32_IN



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			/X _			ion (continuea)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
9	9	F1	10	C1	PC15- OSC32_OUT (OSC32_OUT) ⁽¹⁾	I/O	FT	-	EVENTOUT	OSC32_ OUT
-	1	D3	11	E2	PI9	I/O	FT_h	-	UART4_RX, FDCAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-
-	1	E3	12	F3	PI10	I/O	FT_h	-	FDCAN1_RXFD_MODE, ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	
-	-	E4	13	F4	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	WKUP4
-	1	F2	14	A17	VSS	S	-	-	-	-
-	-	F3	15	E6	VDD	S	-	-	-	-
-	-	-	-	E1 ⁽²⁾	NC	-	-	-	-	-
-	-	-	-	F1 ⁽³⁾	NC	-	-	-	-	-
-	-	-	-	G2 ⁽⁴⁾	NC	-	-	-	-	-
-	10	E2	16	G4	PF0	I/O	FT_f	-	I2C2_SDA, FMC_A0, EVENTOUT	-
-	11	Н3	17	G3	PF1	I/O	FT_f	-	I2C2_SCL, FMC_A1, EVENTOUT	-
-	12	H2	18	G1	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	-	-	H1	PI12	I/O	FT	-	LCD_HSYNC, EVENTOUT	-
-	-	-	-	H2	PI13	I/O	FT	-	LCD_VSYNC, EVENTOUT	-
-	-	-	-	Н3	PI14	I/O	FT_h	-	LCD_CLK, EVENTOUT	-
-	13	J2	19	H4	PF3	I/O	FT_ha	-	FMC_A3, EVENTOUT	ADC3_ INP5
-	14	J3	20	J5	PF4	I/O	FT_ha	-	FMC_A4, EVENTOUT	ADC3_ INN5, ADC3_ INP9
-	15	K3	21	J4	PF5	I/O	FT_ha	-	FMC_A5, EVENTOUT	ADC3_ INP4
10	16	G2	22	C10	VSS	S	-	-	-	-
11	17	G3	23	E9	VDD	S	-	-	-	-
-	18	K2	24	K2	PF6	I/O	FT_ha	-	TIM16_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, QUADSPI_BK1_IO3, EVENTOUT	ADC3_ INN4, ADC3_ INP8



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name						lon (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	19	K1	25	K3	PF7	I/O	FT_ha	'	TIM17_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, QUADSPI_BK1_IO2, EVENTOUT	ADC3_ INP3
-	20	L3	26	K4	PF8	I/O	FT_ha	1	TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS/UART7_DE, SAI4_SCK_B, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_ INN3, ADC3_ INP7
-	21	L2	27	L4	PF9	I/O	FT_ha	,	TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_ INP2
-	22	L1	28	L3	PF10	I/O	FT_ha	-	TIM16_BKIN, SAI1_D3, QUADSPI_CLK, SAI4_D3, DCMI_D11, LCD_DE, EVENTOUT	ADC3_ INN2, ADC3_ INP6
12	23	G1	29	J2	PH0-OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
13	24	H1	30	J1	PH1-OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
14	25	J1	31	K1	NRST	I/O	RST	-	-	-
15	26	M2	32	L2	PC0	I/O	FT_a	-	DFSDM1_CKIN0, DFSDM1_DATIN4, SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT	ADC123_ INP10
16	27	М3	33	M2	PC1	I/O	FT_ha	-	TRACEDO, SAI1_D1, DFSDM1_DATINO, DFSDM1_CKIN4, SPI2_MOSI/I2S2_SDO, SAI1_SD_A, SAI4_SD_A, SDMMC2_CK, SAI4_D1, ETH_MDC, MDIOS_MDC, EVENTOUT	ADC123_ INN10, ADC123_ INP11, RTC_ TAMP3/ WKUP5
-	-	-	-	M3 ⁽⁵⁾	PC2	I/O	FT_a	1	CDSLEEP, DFSDM1_CKIN1, SPI2_MISO/I2S2_SDI, DFSDM1_CKOUT,	ADC123_ INN11, ADC123_ INP12
17 ⁽⁶⁾	28 ⁽⁶⁾	M4 ⁽⁶⁾	34 ⁽⁶⁾	R1 ⁽⁵⁾	PC2_C	ANA	TT_a	-	OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC3_ INN1, ADC3_ INP0



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			-			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
-	-	-	-	M4 ⁽⁵⁾	PC3	I/O	FT_a	-	CSLEEP, DFSDM1_DATIN1, SPI2_MOSI/I2S2_SDO, OTG_HS_ULPI_NXT,	ADC12_ INN12, ADC12_ INP13
18 ⁽⁶⁾	29 ⁽⁶⁾	M5 ⁽⁶⁾	35 ⁽⁶⁾	R2 ⁽⁵⁾	PC3_C	ANA	TT_a	-	ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC3_ INP1
-	30	G3	36	E11	VDD	S	-	-		-
-	-	J10	-	C13	VSS	S	-	-	-	-
19	31	M1	37	P1	VSSA	S	-	-	-	-
-	-	N1	-	N1	VREF-	S	-	-	-	-
20	32	P1	38	M1	VREF+	S	-	-	-	-
21	33	R1	39	L1	VDDA	S	-	-	-	-
22	34	N3	40	N5 ⁽⁵⁾	PA0	I/O	FT_a	-	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, TIM15_BKIN,	ADC1_ INP16, WKUP0
-	-	-	-	T1 ⁽⁵⁾	PA0_C	ANA	TT_a	-	USART2_CTS/USART2_NSS, UART4_TX, SDMMC2_CMD, SAI2_SD_B, ETH_MII_CRS, EVENTOUT	ADC12_ INN1, ADC12_ INP0
23	35	N2	41	N4 ⁽⁵⁾	PA1	I/O	FT_ha	-	TIM2_CH2, TIM5_CH2, LPTIM3_OUT, TIM15_CH1N, USART2_RTS/USART2_DE, UART4_RX, QUADSPI_BK1_IO3,	ADC1_ INN16, ADC1_ INP17
-	-	-	-	T2 ⁽⁵⁾	PA1_C	ANA	TT_a	-	SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_RMII_RE F_CLK, LCD_R2, EVENTOUT	ADC12_ INP1
24	36	P2	42	N3	PA2	I/O	FT_a	-	TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, USART2_TX, SAI2_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT	ADC12_ INP14, WKUP1
-	1	F4	43	N2	PH2	I/O	FT_ha	-	LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, ETH_MII_CRS, FMC_SDCKE0, LCD_R0, EVENTOUT	ADC3_ INP13
-	-	-	-	F5	VDD	S	-	-	-	-
-	ı	J8	-	C16	VSS	S	-	-	-	-



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name	. 3.010	7. STW32F1750	F 11				
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	G4	44	P2	PH3	I/O	FT_ha	-	QUADSPI_BK2_IO1, SAI2_MCLK_B, ETH_MII_COL, FMC_SDNE0, LCD_R1, EVENTOUT	ADC3_ INN13, ADC3_ INP14
-	-	H4	45	P3	PH4	I/O	FT_fa	-	I2C2_SCL, LCD_G5, OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT	ADC3_ INN14, ADC3_ INP15
-	-	J4	46	P4	PH5	I/O	FT_fa	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	ADC3_ INN15, ADC3_ INP16
25	37	R2	47	U2	PA3	I/O	FT_ha	-	TIM2_CH4, TIM5_CH4, LPTIM5_OUT, TIM15_CH2, USART2_RX, LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT	ADC12_ INP15
26	38	K6	-	F2 ⁽⁴⁾	VSS	S	-	-	-	-
-	-	L4	48	-	VSS	S	-	-	-	-
27	39	K4	49	G5	VDD	S	-	-	-	-
28	40	N4	50	U3	PA4	I/O	TT_a	-	D1PWREN, TIM5_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT	ADC12_ INP18, DAC1_ OUT1
29	41	P4	51	Т3	PA5	I/O	TT_ha	1	D2PWREN, TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, SPI6_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT	ADC12_ INN18, ADC12_ INP19, DAC1_ OUT2
30	42	P3	52	R3	PA6	I/O	FT_a	-	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO/I2S1_SDI, SPI6_MISO, TIM13_CH1, TIM8_BKIN_COMP12, MDIOS_MDC, TIM1_BKIN_COMP12, DCMI_PIXCLK, LCD_G2, EVENTOUT	ADC12_ INP3



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name						lon (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
31	43	R3	53	R5	PA7	I/O	TT_a	-	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SDO, SPI6_MOSI, TIM14_CH1, ETH_MII_RX_DV/ETH_RMII_CRS _DV, FMC_SDNWE, EVENTOUT	ADC12_ INN3, ADC12_ INP7, OPAMP1_ VINM
32	44	N5	54	T4	PC4	I/O	TT_a	-	DFSDM1_CKIN2, I2S1_MCK, SPDIFRX1_IN3, ETH_MII_RXD0/ETH_RMII_RXD0 , FMC_SDNE0, EVENTOUT	ADC12_ INP4, OPAMP1_ VOUT, COMP1_ INM
33	45	P5	55	U4	PC5	I/O	TT_a	-	SAI1_D3, DFSDM1_DATIN2, SPDIFRX1_IN4, SAI4_D3, ETH_MII_RXD1/ETH_RMII_RXD1 , FMC_SDCKE0, COMP1_OUT, EVENTOUT	ADC12_ INN4, ADC12_ INP8, OPAMP1_ VINM
-	ı	ı	ı	G13	VDD	S	-	-	-	-
-	-	J9	-	R4	VSS	S	-	-	-	-
34	46	R5	56	U5	PB0	I/O	FT_a	-	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT	ADC12_ INN5, ADC12_ INP9, OPAMP1_ VINP, COMP1_ INP
35	47	R4	57	T5	PB1	I/O	TT_u	-	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT	ADC12_ INP5, COMP1_ INM
36	48	M6	58	R6	PB2	I/O	FT_ha	-	RTC_OUT, SAI1_D1, DFSDM1_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, QUADSPI_CLK, SAI4_D1, EVENTOUT	COMP1_ INP
-	-	-	-	P5	PI15	I/O	FT	-	LCD_G2, LCD_R0, EVENTOUT	-
-	-	-	1	N6	PJ0	I/O	FT	-	LCD_R7, LCD_R1, EVENTOUT	-
-	1	-	-	P6	PJ1	I/O	FT	-	LCD_R2, EVENTOUT	-
-	1	-	1	Т6	PJ2	I/O	FT	-	LCD_R3, EVENTOUT	-
-	-	-	-	U6	PJ3	I/O	FT	-	LCD_R4, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			•			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	U7	PJ4	I/O	FT	-	LCD_R5, EVENTOUT	-
-	49	R6	59	Т7	PF11	I/O	FT_a	-	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, DCMI_D12, EVENTOUT	ADC1_ INP2
-	50	P6	60	R7	PF12	I/O	FT_ha	-	FMC_A6, EVENTOUT	ADC1_ INN2, ADC1_ INP6
-	51	M8	61	J3	VSS	S	-	-	-	-
-	52	N8	62	H5	VDD	S	-	-	-	-
-	53	N6	63	P7	PF13	I/O	FT_ha	-	DFSDM1_DATIN6, I2C4_SMBA, FMC_A7, EVENTOUT	ADC2_ INP2
-	54	R7	64	P8	PF14	I/O	FT_fha	-	DFSDM1_CKIN6, I2C4_SCL, FMC_A8, EVENTOUT	ADC2_ INN2, ADC2_ INP6
-	55	P7	65	R9	PF15	I/O	FT_fh	-	I2C4_SDA, FMC_A9, EVENTOUT	-
-	56	N7	66	T8	PG0	I/O	FT_h	-	FMC_A10, EVENTOUT	-
-	1	F6	-	J16	VSS	S	-	-	-	-
-	1	-	-	H13	VDD	S	-	-	-	-
-	57	M7	67	U8	PG1	I/O	TT_h	-	FMC_A11, EVENTOUT	OPAMP2_ VINM
37	58	R8	68	U9	PE7	I/O	TT_ha	-	TIM1_ETR, DFSDM1_DATIN2, UART7_RX, QUADSPI_BK2_IO0, FMC_D4/FMC_DA4, EVENTOUT	OPAMP2_ VOUT, COMP2_ INM
38	59	P8	69	Т9	PE8	I/O	TT_ha	-	TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, QUADSPI_BK2_IO1, FMC_D5/FMC_DA5, COMP2_OUT, EVENTOUT	OPAMP2_ VINM
39	60	P9	70	P9	PE9	I/O	TT_ha	1	TIM1_CH1, DFSDM1_CKOUT, UART7_RTS/UART7_DE, QUADSPI_BK2_IO2, FMC_D6/FMC_DA6, EVENTOUT	OPAMP2_ VINP, COMP2_ INP
-	61	M9	71	J17	VSS	S	-	-		-
-	62	N9	72	J13	VDD	S	-	-	-	-
40	63	R9	73	N9	PE10	I/O	FT_ha	-	TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7/FMC_DA7, EVENTOUT	COMP2_ INM



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball n	name			.			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
41	64	P10	74	P10	PE11	I/O	FT_ha	-	TIM1_CH2, DFSDM1_CKIN4, SPI4_NSS, SAI2_SD_B, FMC_D8/FMC_DA8, LCD_G3, EVENTOUT	COMP2_ INP
42	65	R10	75	R10	PE12	I/O	FT_h	1	TIM1_CH3N, DFSDM1_DATIN5, SPI4_SCK, SAI2_SCK_B, FMC_D9/FMC_DA9, COMP1_OUT, LCD_B4, EVENTOUT	-
43	66	N11	76	T10	PE13	I/O	FT_h	-	TIM1_CH3, DFSDM1_CKIN5, SPI4_MISO, SAI2_FS_B, FMC_D10/FMC_DA10, COMP2_OUT, LCD_DE, EVENTOUT	-
-	-	F7	-	T12	VSS	S	-	-	-	-
-	-	-	-	K13	VDD	S	-	-	-	-
44	67	P11	77	U10	PE14	I/O	FT_h	-	TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11/FMC_DA11, LCD_CLK, EVENTOUT	-
45	68	R11	78	R11	PE15	I/O	FT_h	-	TIM1_BKIN, FMC_D12/FMC_DA12, TIM1_BKIN_COMP12/COMP_ TIM1_BKIN, LCD_R7, EVENTOUT	-
46	69	R12	79	P11	PB10	I/O	FT_f	-	TIM2_CH3, HRTIM_SCOUT, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-
47	70	R13	80	P12	PB11	I/O	FT_f	-	TIM2_CH4, HRTIM_SCIN, LPTIM2_ETR, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_ EN, LCD_G5, EVENTOUT	-
48	71	M10	81	U11	VCAP	S	-	-	-	-
49	ı	K7	1	-	VSS	S	-	1	-	-
-		-	ı	U12	VDDLDO	S	-	-	-	-
50	72	N10	82	L13	VDD	S	-	-	-	-
-	-	-	-	R12	PJ5	I/O	FT	-	LCD_R6, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

	Р	in/ball r	name			// P.			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	M11	83	T11	PH6	I/O	FT	1	TIM12_CH1, I2C2_SMBA, SPI5_SCK, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-
-	-	N12	84	U13	PH7	I/O	FT_fa	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-
-	-	M12	85	T13	PH8	I/O	FT_fha	-	TIM5_ETR, I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-
-	-	F8	-	-	VSS	S	-	-	-	-
-	-	-	-	M13	VDD	S	-	-	-	-
-	-	M13	86	R13	PH9	I/O	FT_h	-	TIM12_CH2, I2C3_SMBA, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-
-	-	L13	87	P13	PH10	I/O	FT_h	1	TIM5_CH1, I2C4_SMBA, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-
-	-	L12	88	P14	PH11	I/O	FT_fh	-	TIM5_CH2, I2C4_SCL, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-
-	ı	K12	89	R14	PH12	I/O	FT_fh	1	TIM5_CH3, I2C4_SDA, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT	-
-	1	H12	90	N16	VSS	S	-	1	-	-
-	-	J12	91	P17	VDD	S	-	-	-	-
51	73	P12	92	T14	PB12	I/O	FT_u	-	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OTG_HS_ID, TIM1_BKIN_COMP12, UART5_RX, EVENTOUT	
52	74	P13	93	U14	PB13	I/O	FT_u	-	TIM1_CH1N, LPTIM2_OUT, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS/USART3_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TXD1, UART5_TX, EVENTOUT	OTG_HS_ VBUS



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball n	ame			•			lon (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
53	75	R14	94	U15	PB14	I/O	FT_u	1	TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM1_DATIN2, USART3_RTS/USART3_DE, UART4_RTS/UART4_DE, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-
54	76	R15	95	T15	PB15	I/O	FT_u	-	RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM1_CKIN2, UART4_CTS, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-
55	77	P15	96	U16	PD8	I/O	FT_h	1	DFSDM1_CKIN3, SAI3_SCK_B, USART3_TX, SPDIFRX1_IN2, FMC_D13/FMC_DA13, EVENTOUT	-
56	78	P14	97	T17	PD9	I/O	FT_h	-	DFSDM1_DATIN3, SAI3_SD_B, USART3_RX, FDCAN2_RXFD_MODE, FMC_D14/FMC_DA14, EVENTOUT	-
57	79	N15	98	T16	PD10	I/O	FT_h	-	DFSDM1_CKOUT, SAI3_FS_B, USART3_CK, FDCAN2_TXFD_MODE, FMC_D15/FMC_DA15, LCD_B3, EVENTOUT	-
-	-	-	-	N12	VDD	S	-	-	-	-
-	-	F9	-	U17	VSS	S	-	-	-	-
58	80	N14	99	R15	PD11	I/O	FT_h	'	LPTIM2_IN2, I2C4_SMBA, USART3_CTS/USART3_NSS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16, EVENTOUT	-
59	81	N13	100	R16	PD12	I/O	FT_fh	-	LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, I2C4_SCL, USART3_RTS/USART3_DE, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17, EVENTOUT	-
60	82	M15	101	R17	PD13	I/O	FT_fh	-	LPTIM1_OUT, TIM4_CH2, I2C4_SDA, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	-

Table 7. STM32H750xB pin/ball definition (continued)

	Р	in/ball r	name			•			ion (continuea)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
-	83	K8	102	-	VSS	S	-	-	-	-
-	84	J13	103	N11	VDD	S	-	-	-	-
61	85	M14	104	P16	PD14	I/O	FT_h	-	TIM4_CH3, SAI3_MCLK_B, UART8_CTS, FMC_D0/FMC_DA0, EVENTOUT	-
62	86	L14	105	P15	PD15	I/O	FT_h	-	TIM4_CH4, SAI3_MCLK_A, UART8_RTS/UART8_DE, FMC_D1/FMC_DA1, EVENTOUT	-
-	-	-	-	N15	PJ6	I/O	FT	-	TIM8_CH2, LCD_R7, EVENTOUT	-
-	-	ı	ı	N14	PJ7	I/O	FT	-	TRGIN, TIM8_CH2N, LCD_G0, EVENTOUT	-
-	-	-	-	N10	VDD	S		-		-
-	-	F10	-	R8	VSS	S		-		-
-	-	-	-	N13	PJ8	I/O	FT	-	TIM1_CH3N, TIM8_CH1, UART8_TX, LCD_G1, EVENTOUT	-
-	-	-	-	M14	PJ9	I/O	FT	-	TIM1_CH3, TIM8_CH1N, UART8_RX, LCD_G2, EVENTOUT	-
-	-	-	-	L14	PJ10	I/O	FT	-	TIM1_CH2N, TIM8_CH2, SPI5_MOSI, LCD_G3, EVENTOUT	-
-	-	-	-	K14	PJ11	I/O	FT	-	TIM1_CH2, TIM8_CH2N, SPI5_MISO, LCD_G4, EVENTOUT	-
-	-	-	-	N8	VDD	S		-		-
-	-	G6	-	U1	VSS	S	-	-	-	-
-	-	-	-	N17 ⁽²⁾	NC	-	-	-	-	-
-	-	-	-	M16 ⁽²⁾	NC	1	-	-	-	-
-	-	-	-	M17 ⁽²⁾	NC	-	-	-	-	-
-	-	-	-	K15	VSS	S	-	-	-	-
-	-	-	-	L16 ⁽²⁾	NC	-	-	-	-	-
-	-	-	-	L17 ⁽²⁾	NC	1	-	-	-	-
-	-	-	-	K16 ⁽²⁾	NC	1	-	-	-	-
-	-	-	-	K17 ⁽²⁾	NC	-	-	-	-	-
-	-	-	-	L15	VSS	S	-	-	-	-
-	-	-	-	J14	PK0	I/O	FT	-	TIM1_CH1N, TIM8_CH3, SPI5_SCK, LCD_G5, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name						ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	J15	PK1	I/O	FT	-	TIM1_CH1, TIM8_CH3N, SPI5_NSS, LCD_G6, EVENTOUT	-
-	-	-	-	H17	PK2	I/O	FT	-	TIM1_BKIN, TIM8_BKIN, TIM8_BKIN_COMP12, TIM1_BKIN_COMP12, LCD_G7, EVENTOUT	-
-	87	L15	106	H16	PG2	I/O	FT_h	-	TIM8_BKIN, TIM8_BKIN_COMP12, FMC_A12, EVENTOUT	-
-	88	K15	107	H15	PG3	I/O	FT_h	-	TIM8_BKIN2, TIM8_BKIN2_COMP12, FMC_A13, EVENTOUT	-
-	-	G7	-	-	VSS	S	-	-	-	-
-	-	-	-	N7	VDD	S	-	-	-	-
-	89	K14	108	H14	PG4	I/O	FT_h	-	TIM1_BKIN2, TIM1_BKIN2_COMP12, FMC_A14/FMC_BA0, EVENTOUT	-
-	90	K13	109	G14	PG5	I/O	FT_h	1	TIM1_ETR, FMC_A15/FMC_BA1, EVENTOUT	-
-	91	J15	110	G15	PG6	I/O	FT_h	1	TIM17_BKIN, HRTIM_CHE1, QUADSPI_BK1_NCS, FMC_NE3, DCMI_D12, LCD_R7, EVENTOUT	-
-	92	J14	111	F16	PG7	I/O	FT_h	-	HRTIM_CHE2, SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT	-
-	93	H14	112	F15	PG8	I/O	FT_h	1	TIM8_ETR, SPI6_NSS, USART6_RTS/USART6_DE, SPDIFRX1_IN3, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT	-
-	94	G12	113	G16	VSS	S	-	-	-	-
-	-	-	-	G17	VDD50USB	S	-	-	-	-
-	95	H13	114	F17	VDD33USB	S	-	-	-	-
-	-	-	-	M5	VDD	S	-	-	-	-




Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name						ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
63	96	H15	115	F14	PC6	I/O	FT_h	1	HRTIM_CHA1, TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, I2S2_MCK, USART6_TX, SDMMC1_DODIR, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0, LCD_HSYNC, EVENTOUT	SWPMI_IO
64	97	G15	116	F13	PC7	I/O	FT_h	-	TRGIO, HRTIM_CHA2, TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, I2S3_MCK, USART6_RX, SDMMC1_D123DIR, FMC_NE1, SDMMC2_D7, SWPMI_TX, SDMMC1_D7, DCMI_D1, LCD_G6, EVENTOUT	-
65	98	G14	117	E13	PC8	I/O	FT_h	-	TRACED1, HRTIM_CHB1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS/UART5_DE, FMC_NE2/FMC_NCE, SWPMI_RX, SDMMC1_D0, DCMI_D2, EVENTOUT	-
66	99	F14	118	E14	PC9	I/O	FT_fh	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, LCD_G3, SWPMI_SUSPEND, SDMMC1_D1, DCMI_D3, LCD_B2, EVENTOUT	-
-	ı	G8	ı	ı	VSS	S	-	1		-
-	-	-	-	L5	VDD	S	-	-		-
67	100	F15	119	E15	PA8	I/O	FT_fha	-	MCO1, TIM1_CH1, HRTIM_CHB2, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, UART7_RX, TIM8_BKIN2_COMP12, LCD_B3, LCD_R6, EVENTOUT	-
68	101	E15	120	D15	PA9	I/O	FT_u	-	TIM1_CH2, HRTIM_CHC1, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, FDCAN1_RXFD_MODE, DCMI_D0, LCD_R5, EVENTOUT	OTG_FS_ VBUS



71/336

Table 7. STM32H750xB pin/ball definition (continued)

	Pi	n/ball r	name						ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
69	102	D15	121	D14	PA10	I/O	FT_u	-	TIM1_CH3, HRTIM_CHC2, LPUART1_RX, USART1_RX, FDCAN1_TXFD_MODE, OTG_FS_ID, MDIOS_MDIO, LCD_B4, DCMI_D1, LCD_B1, EVENTOUT	-
70	103	C15	122	E17	PA11	I/O	FT_u	1	TIM1_CH4, HRTIM_CHD1, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS/USART1_NSS, FDCAN1_RX, OTG_FS_DM, LCD_R4, EVENTOUT	-
71	104	B15	123	E16	PA12	I/O	FT_u	-	TIM1_ETR, HRTIM_CHD2, LPUART1_RTS/LPUART1_DE, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS/USART1_DE, SAI2_FS_B, FDCAN1_TX, OTG_FS_DP, LCD_R5, EVENTOUT	-
72	105	A15	124	C15	PA13 (JTMS/SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
73	106	F13	125	D17	VCAP	S	-	-	-	-
74	107	F12	126	-	VSS	S	-	-	-	-
-	-	1	ı	C17	VDDLDO		-	-	-	-
75	108	G13	127	K5	VDD	S	-	-	-	-
-	1	E12	128	D16	PH13	I/O	FT_h	-	TIM8_CH1N, UART4_TX, FDCAN1_TX, FMC_D21, LCD_G2, EVENTOUT	-
-	-	E13	129	B17	PH14	I/O	FT_h	-	TIM8_CH2N, UART4_RX, FDCAN1_RX, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT	-
-	1	D13	130	B16	PH15	I/O	FT_h	-	TIM8_CH3N, FDCAN1_TXFD_MODE, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT	-
-	-	E14	131	A16	PI0	I/O	FT_h	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FDCAN1_RXFD_MODE, FMC_D24, DCMI_D13, LCD_G5, EVENTOUT	-
-	-	G9	-	-	VSS	S	-	-	-	-




Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			ω				
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	D14	132	A15	Pl1	I/O	FT_h	1	TIM8_BKIN2, SPI2_SCK/I2S2_CK, TIM8_BKIN2_COMP12, FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	1	C14	133	B15	PI2	I/O	FT_h	-	TIM8_CH4, SPI2_MISO/I2S2_SDI, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	-	C13	134	C14	PI3	I/O	FT_h	-	TIM8_ETR, SPI2_MOSI/I2S2_SDO, FMC_D27, DCMI_D10, EVENTOUT	-
-	-	D9	135	-	VSS	S	-	-	-	-
-	-	C9	136	ı	VDD S		-	-		
76	109	A14	137	B14	ΡΔ14		JTCK-SWCLK, EVENTOUT	-		
77	110	A13	138	A14	PA15 (JTDI)	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, HRTIM_FLT1, CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, SPI6_NSS, UART4_RTS/UART4_DE, UART7_TX, EVENTOUT	-
78	111	B14	139	A13	PC10	I/O	FT_ha	-	HRTIM_EEV1, DFSDM1_CKIN5, SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, DCMI_D8, LCD_R2, EVENTOUT	-
79	112	B13	140	B13	PC11	I/O	FT_h	1	HRTIM_FLT2, DFSDM1_DATIN5, SPI3_MISO/I2S3_SDI, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, DCMI_D4, EVENTOUT	-
80	113	A12	141	C12	PC12	I/O	FT_h	-	TRACED3, HRTIM_EEV2, SPI3_MOSI/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9, EVENTOUT	-
-	-	G10	-	1	VSS	S	-	-	-	-
81	114	B12	142	D13	PD0	I/O	FT_h	-	DFSDM1_CKIN6, SAI3_SCK_A, UART4_RX, FDCAN1_RX, FMC_D2/FMC_DA2, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

	Pi	n/ball r	name						ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
82	115	C12	143	E12	PD1	I/O	FT_h	-	DFSDM1_DATIN6, SAI3_SD_A,	-
83	116	D12	144	D12	PD2	I/O	FT_h	-	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT	-
84	117	D11	145	B12	PD3	I/O	FT_h	-	DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS/USART2_NSS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-
85	118	D10	146	A12	PD4	I/O	FT_h	-	HRTIM_FLT3, SAI3_FS_A, USART2_RTS/USART2_DE, FDCAN1_RXFD_MODE, FMC_NOE, EVENTOUT	-
86	119	C11	147	A11	PD5 I/O FT_h - FDCAN		HRTIM_EEV3, USART2_TX, FDCAN1_TXFD_MODE, FMC_NWE, EVENTOUT	-		
-	120	D8	148	-	VSS	S	-	-	-	-
-	121	C8	149	-	VDD	S	-	-	-	-
87	122	B11	150	B11	PD6	I/O	FT_h	-	SAI1_D1, DFSDM1_CKIN4, DFSDM1_DATIN1, SPI3_MOSI/I2S3_SDO, SAI1_SD_A, USART2_RX, SAI4_SD_A, FDCAN2_RXFD_MODE, SAI4_D1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-
88	123	A11	151	C11	PD7	I/O	FT_h	-	DFSDM1_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM1_CKIN1, USART2_CK, SPDIFRX1_IN1, SDMMC2_CMD, FMC_NE1, EVENTOUT	-
-	-	1	1	D11	PJ12	I/O	FT	-	TRGOUT, LCD_G3, LCD_B0, EVENTOUT	-
-	-	-	-	E10	PJ13	I/O	FT	-	LCD_B4, LCD_B1, EVENTOUT	-
-	-	-	-	D10	PJ14	I/O	FT	-	LCD_B2, EVENTOUT	-
-	-	-	-	B10	PJ15	I/O	FT	-	LCD_B3, EVENTOUT	-
-	-	H6	-	-	VSS	S	-	-	-	-
-	-	-	-	-	VDD	S	-	-	-	-

Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name						,	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	124	C10	152	A10	PG9	I/O	FT_h	1	SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX1_IN4, QUADSPI_BK2_IO2, SAI2_FS_B, FMC_NE2/FMC_NCE, DCMI_VSYNC, EVENTOUT	-
-	125	B10	153	A9	PG10 I/O FT_h - HRTIM_FLT5, SPI1_NSS/I2S1_WS, LCD_G3, SAI2_SD_B, FMC_NE3, DCMI_D2, LCD_B2, EVENTOUT		-			
-	126	В9	154	В9	PG11 I/O FT_h - EN, DCMI_DZ, ECD_BZ, EVENTOUT LPTIM1_IN2, HRTIM_EEV4,		-			
-	127	B8	155	C9	PG12	I/O	FT_h FT_h EVENTOUT LPTIM1_IN1, HRTIM_EEV5, SPI6_MISO, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4, ETH_MII_TXD1/ETH_RMII_TXD1,		SPI6_MISO, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4,	-
-	128	A8	156	D9	PG13	I/O	FT_h	-	TRACEDO, LPTIM1_OUT, HRTIM_EEV10, SPI6_SCK, USART6_CTS/USART6_NSS, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, LCD_R0, EVENTOUT	-
-	129	A7	157	D8	PG14	I/O	FT_h	-	TRACED1, LPTIM1_ETR, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_A25, LCD_B0, EVENTOUT	-
-	130	D7	158	-	VSS	S	-	-	-	-
-	131	C7	159	-	VDD	S	-	-	-	-
-	-	-	-	C8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-
-	-	-	-	B8	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-
-	-	-	-	A8	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-
-	-	-	-	C7	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-
-	-	-	-	D7	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-
-	-	H7	-	-	VSS	S	-	-	-	-
-	132	В7	160	D6	PG15	FT_h	-	USART6_CTS/USART6_NSS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-	



DS12556 Rev 6 75/336

Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			•			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
89	133	A10	161	C6	PB3 (JTDO/TRACES WO)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, HRTIM_FLT4, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK, SDMMC2_D2, CRS_SYNC, UART7_RX, EVENTOUT	-
90	134	A9	162	В7	PB4(NJTRST)	I/O	FT	-	NJTRST, TIM16_BKIN, TIM3_CH1, HRTIM_EEV6, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SPI2_NSS/I2S2_WS, SPI6_MISO, SDMMC2_D3, UART7_TX, EVENTOUT	-
91	135	A6	163	A 5	PB5	I/O	FT	-	TIM17_BKIN, TIM3_CH2, HRTIM_EEV7, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, I2C4_SMBA, SPI3_MOSI/I2S3_SDO, SPI6_MOSI, FDCAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10, UART5_RX, EVENTOUT	-
-	-	Н8	-	-	VSS	S	-	-	-	-
92	136	В6	164	B5	PB6	I/O	FT_f	-	TIM16_CH1N, TIM4_CH1, HRTIM_EEV8, I2C1_SCL, CEC, I2C4_SCL, USART1_TX, LPUART1_TX, FDCAN2_TX, QUADSPI_BK1_NCS, DFSDM1_DATIN5, FMC_SDNE1, DCMI_D5, UART5_TX, EVENTOUT	-
93	137	B5	165	C5	PB7	I/O	FT_fa	-	TIM17_CH1N, TIM4_CH2, HRTIM_EEV9, I2C1_SDA, I2C4_SDA, USART1_RX, LPUART1_RX, FDCAN2_TXFD_MODE, DFSDM1_CKIN5, FMC_NL, DCMI_VSYNC, EVENTOUT	PVD_IN
94	138	D6	166	E8	воото	I	В	-	-	VPP




Table 7. STM32H750xB pin/ball definition (continued)

	Pi	in/ball r	name			•			ion (continued)	
LQFP100	LQFP144	UFBGA176+25	LQFP176	TFBGA240 +25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
95	139	A5	167	D5	PB8	I/O	FT_fh	-	TIM16_CH1, TIM4_CH3, DFSDM1_CKIN7, I2C1_SCL, I2C4_SCL, SDMMC1_CKIN, UART4_RX, FDCAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6, LCD_B6, EVENTOUT	-
96	140	B4	168	D4	PB9	I/O	FT_fh	-	TIM17_CH1, TIM4_CH4, DFSDM1_DATIN7, I2C1_SDA, SPI2_NSS/I2S2_WS, I2C4_SDA, SDMMC1_CDIR, UART4_TX, FDCAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7, LCD_B7, EVENTOUT	-
97	141	A4	169	C4	PE0	I/O	FT_h	-	LPTIM1_ETR, TIM4_ETR, HRTIM_SCIN, LPTIM2_ETR, UART8_RX, FDCAN1_RXFD_MODE, SAI2_MCLK_A, FMC_NBL0, DCMI_D2, EVENTOUT	-
98	142	А3	170	B4	PE1	I/O	FT_h	-	LPTIM1_IN2, HRTIM_SCOUT, UART8_TX, FDCAN1_TXFD_MODE, FMC_NBL1, DCMI_D3, EVENTOUT	-
-	1	-	-	A7	VCAP	S	-	-	-	-
99	-	D5	-	-	VSS	S	-	-	-	-
-	143	C6	171	E7	PDR_ON	I	FT	1	•	-
-	-	-	-	A6	VDDLDO	S	-	-	-	-
100	144	C5	172	-	VDD	S	-	-	-	-
-	-	D4	173	A4	PI4	I/O	FT_h	-	TIM8_BKIN, SAI2_MCLK_A, TIM8_BKIN_COMP12, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	1	C4	174	A3	PI5	I/O	FT_h	1	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	1	C3	175	A2	PI6	I/O	FT_h	1	TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	-	C2	176	В3	PI7	I/O	FT_h	-	TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-



Table 7. STM32H750xB pin/ball definition (continued)

	Р	in/ball r	name							
LQFP100	LQFP144	LQFP176 TFBGA240 +25			Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
-	-	Н9	-	-	VSS	S	-	-	-	-
-	-	K9	-	-	VSS	S	-	-	-	-
-	-	K10	-	M15	VSS	S	-	-	-	-

^{1.} When this pin/ball was previously configured as an oscillator, the oscillator function is kept during and after a reset. This is valid for all resets except for power-on reset.

- 2. This ball should remain floating.
- 3. This ball should not remain floating. It can be connected to VSS or VDD. It is reserved for future use.
- This ball should be connected to V_{SS}.
- Pxy_C and Pxy pins/balls are two separate pads (analog switch open). The analog switch is configured through a SYSCFG register. Refer to the product reference manual for a detailed description of the switch configuration bits.
- 6. There is a direct path between Pxy_C and Pxy pins/balls, through an analog switch. Pxy alternate functions are available on Pxy_C when the analog switch is closed. The analog switch is configured through a SYSCFG register. Refer to the product reference manual for a detailed description of the switch configuration bits.





Table 8. Port A alternate functions

_																	
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4/ 5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1/ 3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PA0	-	TIM2_CH1/ TIM2_ETR	TIM5_CH1	TIM8_ETR	TIM15_BKIN	-	-	USART2_ CTS/ USART2_ NSS	UART4_TX	SDMMC2_ CMD	SAI2_SD_B	ETH_MII_ CRS	-	-	-	EVENT- OUT
	PA1	-	TIM2_CH2	TIM5_CH2	LPTIM3_ OUT	TIM15_ CH1N	-	-	USART2_ RTS/ USART2_ DE	UART4_RX	QUADSPI_ BK1_IO3	SAI2_MCLK _B	ETH_MII_ RX_CLK/ ETH_RMII_ REF_CLK	-	-	LCD_R2	EVENT- OUT
	PA2		TIM2_CH3	TIM5_CH3	LPTIM4_ OUT	TIM15_CH1	-	-	USART2_ TX	SAI2_SCK_ B	-	-	ETH_MDIO	MDIOS_ MDIO	-	LCD_R1	EVENT- OUT
	PA3	-	TIM2_CH4	TIM5_CH4	LPTIM5_ OUT	TIM15_CH2	-	-	USART2_ RX	-	LCD_B2	OTG_HS_ ULPI_D0	ETH_MII_ COL	-	-	LCD_B5	EVENT- OUT
	PA4	D1 PWREN	1	TIM5_ETR	-	1	SPI1_NSS/ I2S1_WS	SPI3_NSS/ I2S3_WS	USART2_ CK	SPI6_NSS	1	1	1	OTG_HS_ SOF	DCMI_ HSYNC	LCD_ VSYNC	EVENT- OUT
	PA5	D2 PWREN	TIM2_CH1/ TIM2_ETR	1	TIM8_ CH1N	-	SPI1_SCK /I2S1_CK	-	1	SPI6_SCK	1	OTG_HS_ ULPI_CK	1	-	1	LCD_R4	EVENT- OUT
A	PA6	-	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	-	SPI1_MISO /I2S1_SDI	-	1	SPI6_MISO	TIM13_ CH1	TIM8_BKIN _COMP12	MDIOS_ MDC	TIM1_BKIN _COMP12	DCMI_PIX CLK	LCD_G2	EVENT- OUT
Port A	PA7	-	TIM1_CH1N	TIM3_CH2	TIM8_CH1 N	1	SPI1_MOSI /I2S1_SDO	-	-	SPI6_MOSI	TIM14_ CH1	1	ETH_MII_ RX_DV/ ETH_RMII_ CRS_DV	FMC_SDN WE	-	1	EVENT- OUT
	PA8	MCO1	TIM1_CH1	HRTIM_CH B2	TIM8_BKIN 2	I2C3_SCL	-	-	USART1_ CK	-	1	OTG_FS_ SOF	UART7_RX	TIM8_BKIN 2_COMP12	LCD_B3	LCD_R6	EVENT- OUT
	PA9	-	TIM1_CH2	HRTIM_CH C1	LPUART1_ TX	I2C3_SMBA	SPI2_SCK/ I2S2_CK	-	USART1_ TX	-	FDCAN1_ RXFD_ MODE	-	-	-	DCMI_D0	LCD_R5	EVENT- OUT
	PA10	-	TIM1_CH3	HRTIM_CH C2	LPUART1_ RX	-	-	-	USART1_ RX	-	FDCAN1_ TXFD_ MODE	OTG_FS_ID	MDIOS_ MDIO	LCD_B4	DCMI_D1	LCD_B1	EVENT- OUT
	PA11	-	TIM1_CH4	HRTIM_CH D1	LPUART1_ CTS	-	SPI2_NSS /I2S2_WS	UART4_RX	USART1_ CTS/ USART1_ NSS	-	FDCAN1_ RX	OTG_FS_ DM	-	-	-	LCD_R4	EVENT- OUT
	PA12	-	TIM1_ETR	HRTIM_CH D2	LPUART1_ RTS/ LPUART1_ DE	-	SPI2_SCK/ I2S2_CK	UART4_TX	USART1_ RTS/ USART1_ DE	SAI2_FS_B	FDCAN1_ TX	OTG_FS_ DP	-	-	-	LCD_R5	EVENT- OUT

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4/ 5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1/ 3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	sys
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT- OUT
ort A	PA14	JTCK- SWCLK	-	-	-	=	-	-	-	=	-	-	-	-	=	-	EVENT- OUT
Ĭ	PA15	JTDI	TIM2_CH1/ TIM2_ETR	HRTIM_ FLT1	-	CEC	SPI1_NSS/ I2S1_WS	SPI3_NSS/ I2S3_WS	SPI6_NSS	UART4_ RTS/ UART4_ DE	-	-	UART7_TX	-	-	-	EVENT- OUT

Table 9. Port B alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/5/ 6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/3 /6/UART7/S DMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/ DCMI/LCD /COMP	UART5/ LCD	SYS
	PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_ CH2N	-	-	DFSDM1_ CKOUT	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	-	-	LCD_G1	EVENT- OUT
	PB1	-	TIM1_CH3N	TIM3_CH4	TIM8_ CH3N	-	-	DFSDM1_ DATIN1	-	-	LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	LCD_G0	EVENT- OUT
	PB2	RTC_OUT	-	SAI1_D1	ı	DFSDM1_ CKIN1	-	SAI1_SD_A	SPI3_ MOSI/I2S3_ SDO	SAI4_SD_ A	QUADSPI_ CLK	SAI4_D1	-	-	ı	-	EVENT- OUT
4	PB3	JTDO/TRA CESWO	TIM2_CH2	HRTIM_ FLT4	-	-	SPI1_SCK/ I2S1_CK	SPI3_SCK/ I2S3_CK	-	SPI6_SCK	SDMMC2_ D2	CRS_SYNC	UART7_RX	-	-	-	EVENT- OUT
Ċ	PB4	NJTRST	TIM16_ BKIN	TIM3_CH1	HRTIM_ EEV6	-	SPI1_MISO/ I2S1_SDI	SPI3_MISO/ I2S3_SDI	SPI2_NSS/I 2S2_WS	SPI6_ MISO	SDMMC2_ D3	-	UART7_TX	-		-	EVENT- OUT
	PB5	-	TIM17_ BKIN	TIM3_CH2	HRTIM_ EEV7	I2C1_SMBA	SPI1_MOSI/ I2S1_SDO	I2C4_SMBA	SPI3_MOSI/ I2S3_SDO	SPI6_ MOSI	FDCAN2_ RX	OTG_HS_ ULPI_D7	ETH_PPS_ OUT	FMC_ SDCKE1	DCMI_ D10	UART5_ RX	EVENT- OUT
	PB6	-	TIM16_ CH1N	TIM4_CH1	HRTIM_ EEV8	I2C1_SCL	CEC	I2C4_SCL	USART1_ TX	LPUART1_ TX	FDCAN2_ TX	QUADSPI_ BK1_NCS	DFSDM1_ DATIN5	FMC_ SDNE1	DCMI_D5	UART5_ TX	EVENT- OUT
	PB7	-	TIM17_ CH1N	TIM4_CH2	HRTIM_ EEV9	I2C1_SDA	-	I2C4_SDA	USART1_ RX	LPUART1_ RX	FDCAN2_ TXFD_ MODE	-	DFSDM1_ CKIN5	FMC_NL	DCMI_ VSYNC	-	EVENT- OUT



Table 9. Port B alternate functions (continued)

								. D aitoii		(5.	011111111111111111111111111111111111111	,					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/5/ 6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/3 /6/UART7/S DMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/ DCMI/LCD /COMP	UART5/ LCD	SYS
	PB8	-	TIM16_CH1	TIM4_CH3	DFSDM1_ CKIN7	I2C1_SCL	-	I2C4_SCL	SDMMC1_ CKIN	UART4_RX	FDCAN1_ RX	SDMMC2_ D4	ETH_MII_ TXD3	SDMMC1_ D4	DCMI_D6	LCD_B6	EVENT- OUT
	PB9	-	TIM17_CH1	TIM4_CH4	DFSDM1_ DATIN7	I2C1_SDA	SPI2_NSS/ I2S2_WS	I2C4_SDA	SDMMC1_ CDIR	UART4_TX	FDCAN1_ TX	SDMMC2_ D5	I2C4_ SMBA	SDMMC1_ D5	DCMI_D7	LCD_B7	EVENT- OUT
	PB10	-	TIM2_CH3	HRTIM_ SCOUT	LPTIM2_IN 1	I2C2_SCL	SPI2_SCK/ I2S2_CK	DFSDM1_ DATIN7	USART3_ TX	-	QUADSPI_ BK1_NCS	OTG_HS_ ULPI_D3	ETH_MII_ RX_ER	-	-	LCD_G4	EVENT- OUT
	PB11	-	TIM2_CH4	HRTIM_ SCIN	LPTIM2_ ETR	I2C2_SDA	-	DFSDM1_ CKIN7	USART3_ RX	-	-	OTG_HS_ ULPI_D4	ETH_MII_ TX_EN/ ETH_RMII_ TX_EN	-	-	LCD_G5	EVENT- OUT
1	PB12	-	TIM1_BKIN	-	-	I2C2_SMBA	SPI2_NSS/ I2S2_WS	DFSDM1_ DATIN1	USART3_ CK	-	FDCAN2_ RX	OTG_HS_ ULPI_D5	ETH_MII_ TXD0/ETH_ RMII_TXD0	OTG_HS_ ID	TIM1_ BKIN_ COMP12	UART5_ RX	EVENT- OUT
	PB13	-	TIM1_CH1N	-	LPTIM2_ OUT	-	SPI2_SCK/ I2S2_CK	DFSDM1_ CKIN1	USART3_ CTS/ USART3_ NSS	-	FDCAN2_ TX	OTG_HS_ ULPI_D6	ETH_MII_ TXD1/ETH_ RMII_TXD1	-	-	UART5_ TX	EVENT- OUT
	PB14	-	TIM1_CH2N	TIM12_ CH1	TIM8_ CH2N	USART1_TX	SPI2_MISO/ I2S2_SDI	DFSDM1_ DATIN2	USART3_ RTS/ USART3_ DE	UART4_ RTS/ UART4_ DE	SDMMC2_ D0	-	,	OTG_HS_ DM	-	-	EVENT- OUT
	PB15	RTC_ REFIN	TIM1_CH3N	TIM12_ CH2	TIM8_ CH3N	USART1_RX	SPI2_MOSI/ I2S2_SDO	DFSDM1_ CKIN2	-	UART4_ CTS	SDMMC2_ D1	-	-	OTG_HS_ DP	-	-	EVENT- OUT

Pin descriptions

Table 10. Port C alternate functions

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port	sys	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	sys
PC	-	-	-	DFSDM1_ CKIN0	-	-	DFSDM1_ DATIN4	-	SAI2_FS_B	-	OTG_HS_ ULPI_STP	-	FMC_ SDNWE	-	LCD_R5	EVENT- OUT
PC ⁻	TRACED0	-	SAI1_D1	DFSDM1_ DATIN0	DFSDM1_ CKIN4	SPI2_ MOSI/I2S2 _SDO	SAI1_SD_A	-	SAI4_SD_ A	SDMMC2_ CK	SAI4_D1	ETH_MDC	MDIOS_ MDC	-	,	EVENT- OUT
PC	CDSLEEP	-	-	DFSDM1_ CKIN1	-	SPI2_ MISO/I2S2 _SDI	DFSDM1_ CKOUT	-	-	-	OTG_HS_ ULPI_DIR	ETH_MII_ TXD2	FMC_SDNE 0	-	1	EVENT- OUT
PC	CSLEEP	-	-	DFSDM1_ DATIN1	-	SPI2_ MOSI/I2S2 _SDO	-	-	-	-	OTG_HS_ ULPI_NXT	ETH_MII_ TX_CLK	FMC_SDCK E0	-	1	EVENT- OUT
PC4	-	-	-	DFSDM1_ CKIN2	1	12S1_ MCK	-	-	-	SPDIFRX1 _IN3	1	ETH_MII_ RXD0/ETH_ RMII_RXD0	FMC_SDNE 0	-	1	EVENT- OUT
PC:	-	-	SAI1_D3	DFSDM1_ DATIN2	-	-	-	-		SPDIFRX1 _IN4	SAI4_D3	ETH_MII_ RXD1/ETH_ RMII_RXD1	FMC_SDCK E0	COMP1_ OUT	•	EVENT- OUT
O PC	-	HRTIM_CH A1	TIM3_CH1	TIM8_CH1	DFSDM1_ CKIN3	12S2_ MCK	-	USART6_ TX	SDMMC1_ D0DIR	FMC_ NWAIT	SDMMC2_ D6	-	SDMMC1_ D6	DCMI_D0	LCD_ HSYNC	EVENT- OUT
PC	TRGIO	HRTIM_CH A2	TIM3_CH2	TIM8_CH2	DFSDM1_ DATIN3	-	12S3_MCK	USART6_ RX	SDMMC1_ D123DIR	FMC_NE1	SDMMC2_ D7	SWPMI_TX	SDMMC1_ D7	DCMI_D1	LCD_G6	EVENT- OUT
PC	TRACED1	HRTIM_CH B1	TIM3_CH3	TIM8_CH3	-	-	-	USART6_ CK	UART5_ RTS/ UART5_ DE	FMC_NE2/ FMC_NCE	-	SWPMI_RX	SDMMC1_ D0	DCMI_D2	-	EVENT- OUT
PCS	MCO2	-	TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN	-	-	UART5_ CTS	QUADSPI_ BK1_IO0	LCD_G3	SWPMI_ SUSPEND	SDMMC1_ D1	DCMI_D3	LCD_B2	EVENT- OUT
PC1	-	-	HRTIM_ EEV1	DFSDM1_ CKIN5	-	-	SPI3_SCK/ I2S3_CK	USART3_ TX	UART4_TX	QUADSPI_ BK1_IO1	-	-	SDMMC1_ D2	DCMI_D8	LCD_R2	EVENT- OUT
PC1	1 -	-	HRTIM_ FLT2	DFSDM1_ DATIN5	-	-	SPI3_MISO/ I2S3_SDI	USART3_ RX	UART4_RX	QUADSPI_ BK2_NCS	-	-	SDMMC1_ D3	DCMI_D4	-	EVENT- OUT
PC1	2 TRACED3	-	HRTIM_ EEV2	-	-	-	SPI3_MOSI/ I2S3_SDO	USART3_ CK	UART5_TX	-	-	-	SDMMC1_ CK	DCMI_D9	-	EVENT- OUT
PC1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT- OUT





Table 10. Port C alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
٠	PC14	-	-	-	-	-	-	-	-	-	-	=	=	-	-	=	EVENT- OUT
Q	PC15	-	-	-	-	-	-	-	-	-	-	-	=	-	-	-	EVENT- OUT

Table 11. Port D alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PD0	-	-	-	DFSDM1_ CKIN6	-	-	SAI3_SCK_ A	-	UART4_RX	FDCAN1_ RX	-	-	FMC_D2/ FMC_DA2	-	-	EVENT- OUT
	PD1	-	-	-	DFSDM1_ DATIN6	-	-	SAI3_SD_A	-	UART4_TX	FDCAN1_ TX	-	-	FMC_D3/ FMC_DA3	-	-	EVENT- OUT
	PD2	TRACED2	-	TIM3_ETR	-	-	-	-	-	UART5_RX	-	-	-	SDMMC1_ CMD	DCMI_D11	-	EVENT- OUT
	PD3	-	-	-	DFSDM1_ CKOUT	-	SPI2_SCK/ I2S2_CK	-	USART2_ CTS/ USART2_ NSS	-	-	-	-	FMC_CLK	DCMI_D5	LCD_G7	EVENT- OUT
1	PD4	-	-	HRTIM_ FLT3	-	-	-	SAI3_FS_A	USART2_ RTS/ USART2_ DE	-	FDCAN1_R XFD_MODE	-	-	FMC_NOE	-	-	EVENT- OUT
	PD5	-	-	HRTIM_ EEV3	-	-	-	-	USART2_ TX	-	FDCAN1_T XFD_MODE	-	-	FMC_NWE	-	-	EVENT- OUT
	PD6	-	-	SAI1_D1	DFSDM1_ CKIN4	DFSDM1_ DATIN1	SPI3_ MOSI/I2S3 _SDO	SAI1_SD_A	USART2_ RX	SAI4_SD_ A	FDCAN2_R XFD_MODE	SAI4_D1	SDMMC2_ CK	FMC_ NWAIT	DCMI_D10	LCD_B2	EVENT- OUT
	PD7	-	-	-	DFSDM1_ DATIN4	ı	SPI1_ MOSI/I2S1 _SDO	DFSDM1_ CKIN1	USART2_ CK	1	SPDIFRX1_ IN1	-	SDMMC2_ CMD	FMC_NE1	-	-	EVENT- OUT

Pin descriptions

Table 11. Port D alternate functions (continued)

_										(- /					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PD8	-	-	-	DFSDM1_ CKIN3	-	-	SAI3_SCK_ B	USART3_ TX	-	SPDIFRX1_ IN2	-	-	FMC_D13/ FMC_DA13	-	-	EVENT- OUT
	PD9	-	-	-	DFSDM1_ DATIN3	1	-	SAI3_SD_B	USART3_ RX	1	FDCAN2_R XFD_MODE	-	i	FMC_D14/ FMC_DA14	-	-	EVENT- OUT
	PD10	-	-	-	DFSDM1_ CKOUT	-	-	SAI3_FS_B	USART3_ CK	-	FDCAN2_T XFD_MODE	-	-	FMC_D15/ FMC_DA15	-	LCD_B3	EVENT- OUT
	PD11	-	-	-	LPTIM2_ IN2	I2C4_SMBA	-	-	USART3_ CTS/ USART3_N SS	-	QUADSPI_ BK1_IO0	SAI2_SD_A	-	FMC_A16	-	-	EVENT- OUT
Dort	PD12	-	LPTIM1_IN1	TIM4_CH1	LPTIM2_ IN1	I2C4_SCL	-	-	USART3_ RTS/ USART3_ DE	-	QUADSPI_ BK1_IO1	SAI2_FS_A	-	FMC_A17	-	-	EVENT- OUT
	PD13	-	LPTIM1_ OUT	TIM4_CH2	-	I2C4_SDA	-	-		1	QUADSPI_ BK1_IO3	SAI2_SCK_ A	1	FMC_A18	-	-	EVENT- OUT
	PD14	-	-	TIM4_CH3	-	-	-	SAI3_MCLK _B	-	UART8_ CTS	-	-	-	FMC_D0/ FMC_DA0	-	-	EVENT- OUT
	PD15	-	-	TIM4_CH4	-	-	-	SAI3_MCLK _A	-	UART8_ RTS/ UART8_ DE	-	-	-	FMC_D1/ FMC_DA1	-	-	EVENT- OUT





Table 12. Port E alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	TIM1/2/16/1 7/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PE0	-	LPTIM1_ ETR	TIM4_ETR	HRTIM_ SCIN	LPTIM2_ ETR	-	-	-	UART8_RX	FDCAN1_ RXFD_ MODE	SAI2_ MCLK_A	-	FMC_NBL0	DCMI_D2	-	EVENT- OUT
	PE1	-	LPTIM1_IN2	-	HRTIM_ SCOUT	-	-	-	-	UART8_TX	FDCAN1_ TXFD_ MODE	-	-	FMC_NBL1	DCMI_D3	-	EVENT- OUT
	PE2	TRACE CLK	-	SAI1_CK1	-	-	SPI4_SCK	SAI1_MCLK _A	-	SAI4_ MCLK_A	QUADSPI_ BK1_IO2	SAI4_CK1	ETH_MII_ TXD3	FMC_A23	-	-	EVENT- OUT
	PE3	TRACED0	-	-	-	TIM15_BKIN	-	SAI1_SD_B	-	SAI4_SD_ B	-	-	-	FMC_A19	-	-	EVENT- OUT
	PE4	TRACED1	-	SAI1_D2	DFSDM1_ DATIN3	TIM15_CH1 N	SPI4_NSS	SAI1_FS_A	-	SAI4_FS_A	-	SAI4_D2	-	FMC_A20	DCMI_D4	LCD_B0	EVENT- OUT
	PE5	TRACED2	-	SAI1_CK2	DFSDM1_ CKIN3	TIM15_CH1	SPI4_ MISO	SAI1_SCK_ A	-	SAI4_SCK _A	-	SAI4_CK2	-	FMC_A21	DCMI_D6	LCD_G0	EVENT- OUT
ц	PE6	TRACED3	TIM1_ BKIN2	SAI1_D1	-	TIM15_CH2	SPI4_ MOSI	SAI1_SD_A	-	SAI4_SD_ A	SAI4_D1	SAI2_ MCLK_B	TIM1_BKIN 2_COMP12	FMC_A22	DCMI_D7	LCD_G1	EVENT- OUT
Port	PE7	-	TIM1_ETR	-	DFSDM1_ DATIN2	-	-	-	UART7_RX	-	-	QUADSPI_ BK2_IO0	-	FMC_D4/ FMC_DA4	-	-	EVENT- OUT
	PE8	-	TIM1_CH1N	-	DFSDM1_ CKIN2	-	-	-	UART7_TX	-	-	QUADSPI_ BK2_IO1	-	FMC_D5/ FMC_DA5	COMP2_ OUT	-	EVENT- OUT
	PE9	1	TIM1_CH1	1	DFSDM1_ CKOUT	-	-	-	UART7_ RTS/ UART7_ DE	-	-	QUADSPI_ BK2_IO2	-	FMC_D6/ FMC_DA6	-	-	EVENT- OUT
	PE10	1	TIM1_CH2N	1	DFSDM1_ DATIN4	-	-	-	UART7_ CTS	-	-	QUADSPI_ BK2_IO3	-	FMC_D7/ FMC_DA7	-	-	EVENT- OUT
	PE11	-	TIM1_CH2	-	DFSDM1_ CKIN4	-	SPI4_NSS	-	-	-	-	SAI2_SD_B	-	FMC_D8/ FMC_DA8	-	LCD_G3	EVENT- OUT
	PE12	-	TIM1_CH3N	-	DFSDM1_ DATIN5	-	SPI4_SCK	-	-	-	-	SAI2_SCK_ B	-	FMC_D9/ FMC_DA9	COMP1_ OUT	LCD_B4	EVENT- OUT
	PE13	-	TIM1_CH3	-	DFSDM1_ CKIN5	-	SPI4_ MISO	-	-	-	-	SAI2_FS_B	-	FMC_D10/ FMC_DA10	COMP2_ OUT	LCD_DE	EVENT- OUT

Pin descriptions

Table 12. Port E alternate functions (continued)

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port	SYS	TIM1/2/16/1 7/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
PE14	-	TIM1_CH4	-	-	-	SPI4_ MOSI	-	-	-	-	SAI2_ MCLK_B	-	FMC_D11/ FMC_DA11	-	LCD_CLK	EVENT- OUT
PE15	-	TIM1_BKIN	-	-	-	-	-	-	-	-		-	FMC_D12/ FMC_DA12	TIM1_BKIN _COMP12/ COMP_ TIM1_BKIN	LCD_R7	EVENT- OUT



Table 13. Port F alternate functions

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	sys
PF0	-	-	-	-	I2C2_SDA	-	-	-	-	-	-	-	FMC_A0	-	-	EVENT- OUT
PF1	-	-	-	-	I2C2_SCL	-	-	-	-	-	-	-	FMC_A1	-	-	EVENT- OUT
PF2	-	-	-	-	I2C2_SMBA	1	-	-	1	-	ı	1	FMC_A2	-	i	EVENT- OUT
PF3	-	-	-	-	•	1	-	-	1	-	ı	1	FMC_A3	-	i	EVENT- OUT
PF4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	-	-	EVENT- OUT
PF5	-	-	-	-	=	-	-	-	-	-	=	-	FMC_A5	-	-	EVENT- OUT
PF6	-	TIM16_CH1	-	-	-	SPI5_NSS	SAI1_SD_B	UART7_RX	SAI4_SD_ B	QUADSPI_ BK1_IO3	-	-	-	-	-	EVENT- OUT
PF7	-	TIM17_CH1	-	-	-	SPI5_SCK	SAI1_MCLK _B	UART7_TX	SAI4_ MCLK_B	QUADSPI_ BK1_IO2	-	-	-	-	-	EVENT- OUT
PF8	-	TIM16_ CH1N	-	-	-	SPI5_ MISO	SAI1_SCK_ B	UART7_ RTS/ UART7_ DE	SAI4_SCK _B	TIM13_ CH1	QUADSPI_ BK1_IO0	-	-	-	-	EVENT- OUT
PF9	-	TIM17_ CH1N	-	-	-	SPI5_ MOSI	SAI1_FS_B	UART7_ CTS	SAI4_FS_B	TIM14_CH 1	QUADSPI_ BK1_IO1	-	-	-	-	EVENT- OUT
PF10	-	TIM16_ BKIN	SAI1_D3	-		-	-	-	-	QUADSPI_ CLK	SAI4_D3	-	-	DCMI_D11	LCD_DE	EVENT- OUT
PF11	-	-	-	-	=	SPI5_ MOSI	-	-	-	-	SAI2_SD_B	-	FMC_ SDNRAS	DCMI_D12	-	EVENT- OUT
PF12	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A6	-	-	EVENT- OUT
PF13	-	-	-	DFSDM1_ DATIN6	I2C4_SMBA	-	-	-	-	-	-	-	FMC_A7	-	-	EVENT- OUT
PF14	-	-	-	DFSDM1_ CKIN6	I2C4_SCL	-	-	-	-	-	-	-	FMC_A8	-	-	EVENT- OUT
PF15	-	-	-	-	I2C4_SDA	-	-	-	-	-	-	-	FMC_A9	=	-	EVENT- OUT

Table 14. Port G alternate functions

Pin descriptions

STM32H750VB STM32H750ZB STM32H750IB STM32H750XB

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/UART7 /SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/ DCMI/LCD /COMP	UART5/ LCD	sys
	PG0	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A10	-	-	EVENT -OUT
	PG1	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A11	-	-	EVENT -OUT
	PG2	-	-	-	TIM8_BKIN	-	-	-	-	-	-	-	TIM8_BKIN_ COMP12	FMC_A12	-	-	EVENT -OUT
	PG3	-	-	-	TIM8_ BKIN2	-	-	-	-	-	-	-	TIM8_BKIN2 _COMP12	FMC_A13	-	-	EVENT -OUT
	PG4	-	TIM1_ BKIN2	-	-	-	-	-	-	-	-	-	TIM1_BKIN2 _COMP12	FMC_A14/ FMC_BA0	-	1	EVENT -OUT
	PG5	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	FMC_A15/ FMC_BA1	-		EVENT -OUT
	PG6	-	TIM17_ BKIN	HRTIM_ CHE1	-	-	-	-	-	-	-	QUADSPI_ BK1_NCS	-	FMC_NE3	DCMI_ D12	LCD_ R7	EVENT -OUT
	PG7	-	-	HRTIM_ CHE2	-	-	-	SAI1_ MCLK_A	USART6_ CK	-	-	-	-	FMC_INT	DCMI_ D13	LCD_ CLK	EVENT -OUT
Port	PG8	٠	,	-	TIM8_ETR	-	SPI6_NSS	ı	USART6_ RTS/ USART6_ DE	SPDIFRX1 _IN3	•	-	ETH_PPS_ OUT	FMC_ SDCLK	-	LCD_ G7	EVENT -OUT
	PG9	-	-	-	-	-	SPI1_ MISO/I2S1 _SDI	-	USART6_ RX	SPDIFRX1 _IN4	QUADSPI_ BK2_IO2	SAI2_FS_B	-	FMC_NE2/ FMC_NCE	DCMI_ VSYNC	1	EVENT -OUT
	PG10	1	1	HRTIM_ FLT5	-	1	SPI1_NSS/ I2S1_WS	1	1	-	LCD_G3	SAI2_SD_B	1	FMC_NE3	DCMI_D2	LCD_ B2	EVENT -OUT
	PG11	٠	LPTIM1_IN2	HRTIM_ EEV4	-	-	SPI1_SCK/ I2S1_CK	-	-	SPDIFRX1 _IN1	-	SDMMC2_D2	ETH_MII_ TX_EN/ ETH_RMII_ TX_EN	-	DCMI_D3	LCD_ B3	EVENT -OUT
	PG12	·	LPTIM1_IN1	HRTIM_ EEV5	-	-	SPI6_ MISO		USART6_ RTS/ USART6_ DE	SPDIFRX1 _IN2	LCD_B4	-	ETH_MII_ TXD1/ETH_ RMII_TXD1	FMC_NE4	-	LCD_ B1	EVENT -OUT
	PG13	TRACED0	LPTIM1_ OUT	HRTIM_ EEV10	-	-	SPI6_SCK	-	USART6_ CTS/ USART6_ NSS	-	-	-	ETH_MII_ TXD0/ETH_ RMII_TXD0	FMC_A24	-	LCD_ R0	EVENT -OUT



Table 14. Port G alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/UART7 /SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/ DCMI/LCD /COMP	UART5/ LCD	sys
(PG14	TRACED1	LPTIM1_ ETR	-	-	-	SPI6_ MOSI	-	USART6_ TX		QUADSPI_ BK2_IO3	-	ETH_MII_ TXD1/ETH_ RMII_TXD1	FMC_A25	1	LCD_ B0	EVENT -OUT
ć	PG15	-	-	-	-	-	-	-	USART6_ CTS/ USART6_ NSS	-	-	-	-	FMC_ SDNCAS	DCMI_ D13	-	EVENT -OUT

Pin descriptions

Table 15. Port H alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PH0	-	-	-	-	=	-	-	-	-	-	=	-	-	-	-	EVENT- OUT
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT- OUT
	PH2	-	LPTIM1_IN2	-	-	=	1	-	-	-	QUADSPI_ BK2_IO0	SAI2_SCK_ B	ETH_MII_ CRS	FMC_ SDCKE0	-	LCD_R0	EVENT- OUT
	PH3	-	-	-	-	-	-	-	-	-	QUADSPI_ BK2_IO1	SAI2_ MCLK_B	ETH_MII_ COL	FMC_ SDNE0	-	LCD_R1	EVENT- OUT
	PH4	-	-	-	-	I2C2_SCL	-	-	-	-	LCD_G5	OTG_HS_ ULPI_NXT	-	-	-	LCD_G4	EVENT- OUT
	PH5	-	-	-	-	I2C2_SDA	SPI5_NSS	-	-	-	-	-	-	FMC_ SDNWE	-	-	EVENT- OUT
	PH6	-	-	TIM12_ CH1	-	I2C2_SMBA	SPI5_SCK	-	-	-	-	-	ETH_MII_ RXD2	FMC_ SDNE1	DCMI_D8	-	EVENT- OUT
1	PH7	-	-	-	-	I2C3_SCL	SPI5_ MISO	-	-	-	-	-	ETH_MII_ RXD3	FMC_ SDCKE1	DCMI_D9	-	EVENT- OUT
I too	PH8	-	-	TIM5_ETR	-	I2C3_SDA	-	-	-	-	-	-	-	FMC_D16	DCMI_ HSYNC	LCD_R2	EVENT- OUT
	PH9	-	-	TIM12_ CH2	-	I2C3_SMBA	-	-	-	-	-	-	-	FMC_D17	DCMI_D0	LCD_R3	EVENT- OUT
	PH10	-	-	TIM5_CH1	-	I2C4_SMBA	-	-	-	-	-	-	-	FMC_D18	DCMI_D1	LCD_R4	EVENT- OUT
	PH11	-	-	TIM5_CH2	-	I2C4_SCL	-	-	-	-	-	-	-	FMC_D19	DCMI_D2	LCD_R5	EVENT- OUT
	PH12	-	-	TIM5_CH3	-	I2C4_SDA	-	-	-	-	-	-	-	FMC_D20	DCMI_D3	LCD_R6	EVENT- OUT
	PH13	-	-	-	TIM8_ CH1N	-	-	-	-	UART4_TX	FDCAN1_ TX	-	-	FMC_D21	-	LCD_G2	EVENT- OUT
	PH14	-	-	-	TIM8_ CH2N	-	-	-	-	UART4_RX	FDCAN1_ RX	-	-	FMC_D22	DCMI_D4	LCD_G3	EVENT- OUT
	PH15	-	-	-	TIM8_ CH3N	-	-	-	-	-	FDCAN1_ TXFD_ MODE	-	-	FMC_D23	DCMI_D11	LCD_G4	EVENT- OUT





Table 16. Port I alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PI0	-	-	TIM5_CH4	-	-	SPI2_NSS/ I2S2_WS	-	-	-	FDCAN1_ RXFD_ MODE	-	-	FMC_D24	DCMI_D13	LCD_G5	EVENT- OUT
	PI1	-	-	-	TIM8_ BKIN2	-	SPI2_SCK/ I2S2_CK	-	-	-	-	-	TIM8_BKIN 2_COMP12	FMC_D25	DCMI_D8	LCD_G6	EVENT- OUT
	PI2	-	-	-	TIM8_CH4	-	SPI2_ MISO/I2S2 _SDI	-	-	-	-	-	-	FMC_D26	DCMI_D9	LCD_G7	EVENT- OUT
	PI3	-	-	-	TIM8_ETR	-	SPI2_ MOSI/I2S2 _SDO	-	-	-	-	-	-	FMC_D27	DCMI_D10	-	EVENT- OUT
	PI4	-	-	1	TIM8_BKIN	1	-	-	1	1	-	SAI2_ MCLK_A	TIM8_BKIN _COMP12	FMC_NBL2	DCMI_D5	LCD_B4	EVENT- OUT
	PI5	1	-	ı	TIM8_CH1	1	-	1	1	ı	-	SAI2_SCK_ A	1	FMC_NBL3	DCMI_ VSYNC	LCD_B5	EVENT- OUT
	PI6	1	-	ı	TIM8_CH2	1	-	1	1	ı	-	SAI2_SD_A	1	FMC_D28	DCMI_D6	LCD_B6	EVENT- OUT
Port	PI7	1	-	ı	TIM8_CH3	1	-	1	1	ı	-	SAI2_FS_A	1	FMC_D29	DCMI_D7	LCD_B7	EVENT- OUT
	PI8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT- OUT
	PI9	-	-	-	-	-	-	-	-	UART4_RX	FDCAN1_ RX	-	-	FMC_D30	-	LCD_ VSYNC	EVENT- OUT
	PI10	-	-	-	-	-	-	-	-	-	FDCAN1_ RXFD_ MODE	-	ETH_MII_ RX_ER	FMC_D31	-	LCD_ HSYNC	EVENT- OUT
	PI11	ı	-	1	-	-	-	1	1	1	LCD_G6	OTG_HS_ ULPI_DIR	1	-	-	1	EVENT- OUT
	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_ HSYNC	EVENT- OUT
	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_ VSYNC	EVENT- OUT
	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_CLK	EVENT- OUT
	PI15	-	-	-	-	-	-	-	-	-	LCD_G2	-	-	-	-	LCD_R0	EVENT- OUT

Pin descriptions

Table 17. Port J alternate functions

_																	
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/ 17/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PJ0	-	-	-	-	-	-	-	-	-	LCD_R7	-	-	-	-	LCD_R1	EVENT- OUT
	PJ1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R2	EVENT- OUT
	PJ2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R3	EVENT- OUT
	PJ3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R4	EVENT- OUT
	PJ4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R5	EVENT- OUT
	PJ5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R6	EVENT- OUT
	PJ6	-	-	-	TIM8_CH2	-	-	-	-	-	-	-	-	-	-	LCD_R7	EVENT- OUT
-	PJ7	TRGIN	-	-	TIM8_ CH2N	-	-	-	-	-	-	-	-	-	-	LCD_G0	EVENT- OUT
Port .	PJ8	-	TIM1_CH3N	-	TIM8_CH1	-	-	-	-	UART8_TX	-	-	-	-	-	LCD_G1	EVENT- OUT
	PJ9	-	TIM1_CH3	-	TIM8_ CH1N	-	-	-	-	UART8_RX	-	-	-	-	-	LCD_G2	EVENT- OUT
	PJ10	-	TIM1_CH2N	-	TIM8_CH2	-	SPI5_ MOSI	-	-	-	-	-	-	-	-	LCD_G3	EVENT- OUT
	PJ11	-	TIM1_CH2	-	TIM8_ CH2N	-	SPI5_ MISO	-	-	-	-	-	-	-	-	LCD_G4	EVENT- OUT
	PJ12	TRGOUT	-	-	-	-	-	-	-	-	LCD_G3	-	-	-	-	LCD_B0	EVENT- OUT
	PJ13	-	-	-	-	-	-	-	-	-	LCD_B4	-	-	-	-	LCD_B1	EVENT- OUT
	PJ14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B2	EVENT- OUT
	PJ15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B3	EVENT- OUT





Table 18. Port K alternate functions

							IUDIC			to ranot							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	TIM1/2/16/1 7/LPTIM1/ HRTIM1	SAI1/TIM3/ 4/5/12/ HRTIM1	LPUART/ TIM8/ LPTIM2/3/4 /5/HRTIM1/ DFSDM1	I2C1/2/3/4/ USART1/ TIM15/ LPTIM2/ DFSDM1/ CEC	SPI1/2/3/4/ 5/6/CEC	SPI2/3/SAI1 /3/I2C4/ UART4/ DFSDM1	SPI2/3/6/ USART1/2/ 3/6/UART7/ SDMMC1	SPI6/SAI2/ 4/UART4/5/ 8/LPUART/ SDMMC1/ SPDIFRX1	SAI4/ FDCAN1/2/ TIM13/14/ QUADSPI/ FMC/ SDMMC2/ LCD/ SPDIFRX1	SAI2/4/ TIM8/ QUADSPI/ SDMMC2/ OTG1_HS/ OTG2_FS/ LCD	I2C4/ UART7/ SWPMI1/ TIM1/8/ DFSDM1/ SDMMC2/ MDIOS/ ETH	TIM1/8/FMC /SDMMC1/ MDIOS/ OTG1_FS/ LCD	TIM1/DCMI /LCD/ COMP	UART5/ LCD	SYS
	PK0	-	TIM1_CH1N	-	TIM8_CH3	-	SPI5_SCK	-	1	-	1	-	1	-	1	LCD_G5	EVENT- OUT
	PK1	-	TIM1_CH1	-	TIM8_ CH3N	-	SPI5_NSS	-	ı	-	1	-	1	-	-	LCD_G6	EVENT- OUT
	PK2	-	TIM1_BKIN	-	TIM8_BKIN	-	-	-	ı	-	1	TIM8_BKIN _COMP12	TIM1_BKIN _COMP12	-	-	LCD_G7	EVENT- OUT
3	PK3	-	-	-	-	-	-	-	ı	-	1	-	1	-	-	LCD_B4	EVENT- OUT
(PK4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B5	EVENT- OUT
	PK5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B6	EVENT- OUT
	PK6	-	-	-	-	-	-	-	1	1	1	-	1	-	1	LCD_B7	EVENT- OUT
	PK7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_DE	EVENT- OUT

6 Electrical characteristics (rev Y)

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with an junction temperature at T_J = 25 °C and T_J = T_{Jmax} (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_J = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.



6.1.6 Power supply scheme

 $V_{D\underline{D50}USB}$ $V_{DD33USB}$ USB V_{SS} IOs USB V_{DDLDO} regulator Core domain (V_{CORE}) Voltage regulator D3 domain (System shifter D1 domain logic, EXTI, D2 domain (CPU, peripherals, 10 IOs (peripherals, RAM) Peripherals, Level logic RAM) RAM) Flash V_{SS} VDD domain HSI, LSI, CSI, HSI48, HSE, PLLs **VBAT** Backup domain charging Backup V_{BAT} V_{BAT} 1.2 to 3.6V regulator Power switch LSE, RTC, Wakeup logic, Backup backup BKUP Ю RAM registers, IOs logic Reset V_{REF} V_{DDA} V_{SS} Analog domain REF BUF ADC, DAC OPAMP, V_{REF^+} Comparator V_{REF} MSv46116V5

Figure 11. Power supply scheme

- 1. N corresponds to the number of VDD pins available on the package.
- 2. A tolerance of +/- 20% is acceptable on decoupling capacitors.

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the



device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

6.1.7 Current consumption measurement

IDD_VBAT VBAT IDD VDD VDD

Figure 12. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbols	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDLDO} , V_{DDA} , $V_{DD33USB}$, V_{BAT})	-0.3	4.0	V
	Input voltage on FT_xxx pins	V _{SS} -0.3	Min(V _{DD} , V _{DDA} , V _{DD33USB} , V _{BAT}) +4.0 ⁽³⁾⁽⁴⁾	٧
V _{IN} ⁽²⁾	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	V
	Input voltage on BOOT0 pin	V_{SS}	9.0	٧
	Input voltage on any other pins	V _{SS} -0.3	4.0	٧
$ \Delta V_{DDX} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins	-	50	mV

Table 19. Voltage characteristics (1)

477

ai14126

All main power (V_{DD}, V_{DDA}, V_{DD33USB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

V_{IN} maximum must always be respected. Refer to Table 57 for the maximum allowed injected current values.

- This formula has to be applied on power supplies related to the IO structure described by the pin definition table
- 4. To sustain a voltage higher than 4V the internal pull-up/pull-down resistors must be disabled.

Table 20. Current characteristics

Symbols	Ratings	Max	Unit
ΣIV_{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	620	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	620	
IV _{DD}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
I _{IO}	Output current sunk by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	140	mA
ΣΙ _(PIN)	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	140	
I _{INJ(PIN)} (3)(4)	Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5	-5/+0	
	Injected current on PA4, PA5		
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}, V_{DD33USB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ∑I_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	T _{STG} Storage temperature range		°C
T _J	Maximum junction temperature	125	



DS12556 Rev 6

6.3 **Operating conditions**

6.3.1 **General operating conditions**

Table 22. General operating conditions

Symbol	Paramete	er	Operating conditions	Min	Max	Unit	
V_{DD}	Standard operatin	g voltage	-	1.62 ⁽¹⁾	3.6		
V _{DDLDO}	Supply voltage for the in	ternal regulator	V _{DDLDO} ≤ V _{DD}	1.62 ⁽¹⁾	3.6		
\ /	Ctandard an arcting valta	ana LICD damasin	USB used	3.0	3.6		
V _{DD33USB}	Standard operating volta	ge, usb domain	USB not used	0	3.6		
			ADC or COMP used	1.62			
			DAC used	1.8			
			OPAMP used	2.0			
V_{DDA}	Analog operating	voltage	VREFBUF used	1.8	3.6	V	
			ADC, DAC, OPAMP, COMP, VREFBUF not used	0			
			TT_xx I/O	-0.3	V _{DD} +0.3		
			воото	0	9		
V _{IN}	I/O Input voli	age	All I/O except BOOT0 and TT_xx	-0.3	Min(V _{DD} , V _{DDA} , V _{DD33USB})+3.6V < 5.5V ⁽²⁾⁽³⁾		
TA	Ambient temperature for	Maximum power	dissipation	-40	85	°C	
IA	the suffix 6 version	Low-power dissi	pation ⁽⁴⁾	-40	105		
TJ	Junction temperature range	Suffix 6 version			125	°C	

^{1.} When RESET is released functionality is guaranteed down to $V_{\mbox{\footnotesize{BOR0}}}\,\mbox{min}$



^{2.} This formula has to be applied on power supplies related to the IO structure described by the pin definition table.


 $^{3. \}quad \text{For operation with voltage higher than Min } (V_{DD}, V_{DDA}, V_{DD33USB}) + 0.3V, \text{ the internal Pull-up and Pull-Down resistors must} \\$

^{4.} In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 8.6: Thermal characteristics).

6.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP pin. C_{EXT} is specified in *Table 23*. Two external capacitors can be connected to VCAP pins.

Figure 13. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance.

Table 23. VCAP operating conditions⁽¹⁾

Symbol Parameter		Conditions
CEXT	Capacitance of external capacitor	2.2 μF ⁽²⁾
ESR	ESR of external capacitor	< 100 mΩ

- 1. When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- 2. This value corresponds to CEXT typical value. A variation of +/-20% is tolerated.

6.3.3 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 24. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
+	V _{DD} rise time rate	0	∞	
t _{VDD}	V _{DD} fall time rate	10	∞	
t	V _{DDA} rise time rate	0	∞	μs/V
t _{VDDA}	V _{DDA} fall time rate	10	∞	μ5/ ν
+	V _{DDUSB} rise time rate	0	∞	
^t VDDUSB	V _{DDUSB} fall time rate	10	∞	



Embedded reset and power control block characteristics 6.3.4

The parameters given in *Table 25* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating* conditions

Table 25. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽¹⁾	Reset temporization after BOR0 released	-	-	377	-	μs
.,	Danier automatikanskald O	Rising edge ⁽¹⁾	1.62	1.67	1.71	
V_{BOR0}	Brown-out reset threshold 0	Falling edge	1.58	1.62	1.68	
	Drawn and reach threehold 1	Rising edge	2.04	2.10	2.15	
V_{BOR1}	Brown-out reset threshold 1	Falling edge	1.95	2.00	2.06	
M	Drawn aut roast throabald 2	Rising edge	2.34	2.41	2.47	
V_{BOR2}	Brown-out reset threshold 2	Falling edge	2.25	2.31	2.37	
V	Provin out road throshold 2	Rising edge	2.63	2.70	2.78	
V_{BOR3}	Brown-out reset threshold 3	Falling edge	2.54	2.61	2.68	
V	Programmable Voltage	Rising edge	1.90	1.96	2.01	
V_{PVD0}	Detector threshold 0	Falling edge	1.81	1.86	1.91	
	Programmable Voltage Detector threshold 1 Rising edge Falling edge	Rising edge	2.05	2.10	2.16	V
V_{PVD1}		1.96	2.01	2.06	V	
V	Programmable Voltage	Rising edge	2.19	2.26	2.32	
V_{PVD2}	Detector threshold 2	Falling edge	2.10	2.15	2.21	
V	Programmable Voltage	Rising edge	2.35	2.41	2.47	
V_{PVD3}	Detector threshold 3	Falling edge	2.25	2.31	2.37	
V	Programmable Voltage	Rising edge	2.49	2.56	2.62	
V_{PVD4}	Detector threshold 4	Falling edge	2.39	2.45	2.51	
V	Programmable Voltage	Rising edge	2.64	2.71	2.78	
V_{PVD5}	Detector threshold 5	Falling edge	2.55	2.61	2.68	
V	Programmable Voltage	Rising edge	2.78	2.86	2.94	
V_{PVD6}	Detector threshold 6	Falling edge in Run mode	2.69	2.76	2.83	
V _{hyst_BOR_PVD}	Hysteresis voltage of BOR (unless BOR0) and PVD	Hysteresis in Run mode	-	100	-	mV
I _{DD_BOR_PVD} ⁽¹⁾	$\mathrm{BOR}^{(2)}$ (unless BOR0) and PVD consumption from V_{DD}	-	-		0.630	μΑ

DS12556 Rev 6 100/336



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Analog voltage detector for	Rising edge	1.66	1.71	1.76	
V _{AVM_0}	V _{DDA} threshold 0	Falling edge	1.56	1.61	1.66	
V	Analog voltage detector for	Rising edge	2.06	2.12	2.19	
V _{AVM_1}	V _{DDA} threshold 1	Falling edge	1.96	2.02	2.08	V
V	Analog voltage detector for	Rising edge	2.42	2.50	2.58	V
V _{AVM_2}	V _{DDA} threshold 2	Falling edge	2.35	2.42	2.49	
V	Analog voltage detector for	Rising edge	2.74	2.83	2.91	
V _{AVM_3}	V _{DDA} threshold 3	Falling edge	2.64	2.72	2.80	
V _{hyst_VDDA}	Hysteresis of V _{DDA} voltage detector	-	-	100	-	mV
I _{DD_PVM}	PVM consumption from V _{DD(1)}	-	-	-	0.25	μА
I _{DD_VDDA}	Voltage detector consumption on V _{DDA} ⁽¹⁾	Resistor bridge	-	-	2.5	μА

Table 25. Reset and power control block characteristics (continued)

6.3.5 Embedded reference voltage

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 26. Embedded reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltages	-40°C < TJ < 105°C, V _{DD} = 3.3 V	1.180	1.216	1.255	V
t _{S_vrefint} (1)(2)	ADC sampling time when reading the internal reference voltage	-	4.3	-	-	
t _{S_vbat} ⁽¹⁾⁽²⁾	VBAT sampling time when reading the internal VBAT reference voltage	-	9	-	-	μs
I _{refbuf} ⁽²⁾	Reference Buffer consumption for ADC	V _{DDA} =3.3 V	9	13.5	23	μΑ
ΔV _{REFINT} ⁽²⁾	Internal reference voltage spread over the temperature range	-40°C < T _J < 105°C	-	5	15	mV
T _{coeff} ⁽²⁾	Average temperature coefficient	Average temperature coefficient	-	20	70	ppm/°C
V _{DDcoeff} ⁽²⁾	Average Voltage coefficient	3.0V < V _{DD} < 3.6V	-	10	1370	ppm/V



^{1.} Guaranteed by design.

^{2.} BOR0 is enabled in all modes and its consumption is therefore included in the supply current characteristics tables (refer to Section 6.3.6: Supply current characteristics).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT_DIV1}	1/4 reference voltage	-	-	25	-	24
V _{REFINT_DIV2}	1/2 reference voltage	-	-	50	-	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage	-	-	75	-	FEFINI

- 1. The shortest sampling time for the application can be determined by multiple iterations.
- Guaranteed by design.

Table 27. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	1FF1E860 - 1FF1E861

6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{ACLK} frequency (refer to the table "Number of wait states according to CPU clock (f_{rcc_c_ck}) frequency and V_{CORE} range" available in the reference manual).
- When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.

The parameters given in *Table 28* to *Table 36* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.



Table 28. Typical and maximum current consumption in Run mode, code with data processing running from ITCM, regulator ${\rm ON}^{(1)}$

							Ма	x ⁽²⁾		
Symbol	Parameter	Conditions		f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
			VOS1	400	71	110	210	290	540	
			VO31	300	56	-	-	-	-	
				300	50	72	170	230	370	
			VOS2	216	37	58	150	210	380	
		All		200	35.5	-	-	-	-	
	Supply	peripherals disabled		200	33	50	130	190	300	
			VOS3	180	30	47	130	180	290	
				168	28	45	130	180	290	m A
I _{DD}	current in Run mode			144	25	41	120	180	290	mA
				60	13	28	110	160	280	
				25	10	24	99	160	270	
			VOS1	400	165	220 ⁽³⁾	400	500 ⁽³⁾	840	
		All	VUST	300	130	-	-	-	-	
		peripherals	VOSS	300	120	170	300	390	570	
		enabled	VOS2	200	83	-	-	-	-	
			VOS3	200	78	110	220	300	470	

^{1.} Data are in DTCM for best computation performance, cache has no influence on consumption in this case.



^{2.} Guaranteed by characterization results unless otherwise specified.

^{3.} Guaranteed by test in production.

Table 29. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache ON, regulator ON

		<u> </u>		£			Ма	x ⁽¹⁾		
Symbol	Parameter	Conditions		f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
			VOS1	400	105	160	310	420	750	
			VO31	300	55	-	-	-	-	
				300	50	72	160	230	370	
			VOS2	216	38	-	-	-	-	
		All		200	36	-	-	-	-	
	Supply current in Run mode	peripherals disabled		200	33	50	130	190	300	
			VOS3	180	30	-	_	-	-	
				168	29	-	_	-	-	A
I _{DD}				144	26	-	_	-	-	mA
				60	14	-	-	-	-	
				25	14	-	-	-	-	
			VOC4	400	160	220	400	500	750	
		All	VOS1	300	130	-	-	-	-	
		peripherals	V000	300	120	160	300	390	560	
		enabled	VOS2	200	81	-	-	-	-	
			VOS3	200	77	110	220	300	460	

^{1.} Guaranteed by characterization results unless otherwise specified.

Table 30. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache OFF, regulator ON

		Conditions		£			Ма	x ⁽¹⁾		
Symbol	Parameter			f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
		All	VOS1	400	73	110	220	290	540	
		peripherals disabled All peripherals enabled	VOS2	300	52	75	170	230	370	
	Supply current in Run		VOS3	200	34	52	130	190	300	mA
IDD	mode		VOS1	400	135	190	360	470	730	IIIA
			VOS2	300	100	150	270	370	550	
			VOS3	200	70	100	210	300	460	

^{1.} Guaranteed by characterization results.



Table 31. Typical consumption in Run mode and corresponding performance versus code position

Symbol	Parameter	Conditi	ons	f _{rcc_c_ck}	CoreMark	Tvn	Unit	IDD/	Unit	
Syllibol	Parameter	Peripheral	Code	(MHz)	Coreiviark	Тур	Oilit	CoreMark	J Jint	
			ITCM	400	2012	71		35		
	All	FLASH A	400	2012	105		52			
	peripherals disabled, cache ON	AXI SRAM	400	2012	105		52			
			SRAM1	400	2012	105		52		
	Supply current		SRAM4	400	2012	105	mA	52	μΑ/	
I _{DD}	in Run mode		ITCM	400	2012	71	IIIA	35	CoreMark	
			FLASH A	400	593	70.5		119		
			AXI SRAM	400	344	70.5		205		
	Caci	3233 011	SRAM1	400	472	74.5		158		
			SRAM4	400	432	72		167	1	

Table 32. Typical current consumption batch acquisition mode

Symbol	Parameter	Condition	s	f _{rcc_ahb_ck(AHB4)} (MHz)	Тур	unit
I _{DD}	Supply current in I _{DD} batch acquisition	D1Standby, D2Standby, D3Run	VOS3	64	6.5	mA
	mode	D1Stop, D2Stop, D3Run	VOS3	64	12	

Table 33. Typical and maximum current consumption in Sleep mode, regulator ON

				£						
Symbol	Parameter	Condition	ons	f _{rcc_c_ck} (MHz)	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit
			VOS1	400	31.0	64	220	330	660	
	Supply	All peripherals disabled		300	24.5	57	210	330	650	
I _{DD(Sleep)}	current in		VOS2	300	22.0	48	180	270	500	mA
	Sleep mode			200	17.0	42	170	270	490	
		VOS3	200	15.5	37	150	230	400		

^{1.} Guaranteed by characterization results.



Table 34. Typical and maximum current consumption in Stop mode, regulator ON

	ne o4. Typicar				•		x ⁽¹⁾		
Symbol	Parameter	Conditi	Тур	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	unit	
		Flash	SVOS5	1.4	7.2 ⁽²⁾	49	75 ⁽²⁾	140	
		memory in low-power	SVOS4	1.95	11	66	110	200	
	D1Stop, D2Stop,	mode, no IWDG	SVOS3	2.85	16 ⁽²⁾	91	150 ⁽²⁾	240	
	D3Stop	Flash	SVOS5	1.65	7.2	49	75	140	·
		memory ON,	SVOS4	2.2	11	66	110	180	
		no IWDG	SVOS3	3.15	16	91	150	300	
	D1Stop, D2Standby, D3Stop	Flash memory OFF, no IWDG Flash memory ON,	SVOS5	0.99	5.1	35	60	97	
			SVOS4	1.4	7.5	47	79	130	
I _{DD(Stop)}			SVOS3	2.05	12	64	110	170	mA
(3.3.17)			SVOS5	1.25	5.5	35	61	98	
			SVOS4	1.65	7.8	47	80	130	
		no IWDG	SVOS3	2.3	12	65	110	170	
	D1Standby,		SVOS5	0.57	3	21	36	57	
	D2Stop,		SVOS4	0.805	4.5	27	47	74	
	D3Stop	Flash OFF,	SVOS3	1.2	6.7	37	63	99	
	D1Standby,	no IWDG	SVOS5	0.17	1.1 ⁽²⁾	8	13 ⁽²⁾	20	
	D2Standby,		SVOS4	0.245	1.5	11	17	26	
	D3Stop		SVOS3	0.405	2.4 ⁽²⁾	15	23 ⁽²⁾	35	

^{1.} Guaranteed by characterization results.

Table 35. Typical and maximum current consumption in Standby mode

Symbol	Parameter	Conditions			Typ ⁽³⁾				Max (3 V) ⁽¹⁾				
		Backup SRAM	RTC & LSE	1.62 V	2.4 V	3 V	3.3 V	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	Unit	
I _{DD} Supply current in Standby mode	Commba	OFF	OFF	1.8	1.9	1.95	2.05	4 ⁽²⁾	18 ⁽³⁾	40 ⁽²⁾	90 ⁽³⁾		
		ON	OFF	3.4	3.4	3.5	3.7	8.2 ⁽³⁾	47 ⁽³⁾	83 ⁽³⁾	141 ⁽³⁾		
	•	OFF	ON	2.4	3.5	3.86	4.12	-	-	-	-	μΑ	
	mode	ON	ON	3.95	5.1	5.46	5.97	-	-	-	-		

^{1.} The maximum current consumption values are given for PDR OFF (internal reset OFF). When the PDR is OFF (internal reset OFF), the current consumption is reduced by 1.2 μA compared to PDR ON.



^{2.} Guaranteed by test in production.

^{2.} Guaranteed by test in production.

^{3.} Guaranteed by characterization results.

Symbol	Parameter	Conditions		Typ ⁽¹⁾								
		Backup SRAM	RTC & LSE	1.2 V	2 V	3 V	3.4 V	T _J = 25°C	T _J = 85°C	T _J = 105°C	T _J = 125°C	Unit
I _{DD} Supply current in standby mode	0	OFF	OFF	0.024	0.035	0.062	0.096	0.5 ⁽¹⁾	4.1 ⁽¹⁾	10 ⁽¹⁾	24 ⁽¹⁾	
		ON	OFF	1.4	1.6	1.8	1.8	4.4 ⁽¹⁾	22 ⁽¹⁾	48 ⁽¹⁾	87 ⁽¹⁾	
	. *	OFF	ON	0.24	0.45	0.62	0.73	-	-	-	-	μA
	mode	ON	ON	1.97	2.37	2.57	2.77	ı	-	ı	ı	

Table 36. Typical and maximum current consumption in VBAT mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate a current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 58: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 37: Peripheral current consumption in Run mode*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDx} \times f_{SW} \times C_{I}$$

where

 $\ensuremath{I_{SW}}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDx} is the MCU supply voltage

f_{SW} is the I/O switching frequency

 C_I is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{FXT}$



DS12556 Rev 6 107/336

^{1.} Guaranteed by characterization results.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The I/O compensation cell is enabled.
- f_{rcc_c_ck} is the CPU clock. f_{PCLK} = f_{rcc_c_ck}/4, and f_{HCLK} = f_{rcc_c_ck}/2.
 The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
 - $f_{rcc_c_ck}$ = 400 MHz (Scale 1), $f_{rcc_c_ck}$ = 300 MHz (Scale 2), $f_{rcc_c_ck}$ = 200 MHz (Scale 3)
- The ambient operating temperature is 25 °C and V_{DD}=3.3 V.

Table 37. Peripheral current consumption in Run mode

	lovinhoval		I _{DD} (Typ)		Unit
	Peripheral	VOS1	VOS2	VOS3	Onit
	MDMA	8.3	7.6	7	
	DMA2D	21	20	18	
	JPEG	24	23	21	
	FLASH	9.9	9	8.3	
	FMC registers	0.9	0.9	0.8	
	FMC kernel	6.1	5.5	5.3	
	QUADSPI registers	1.5	1.4	1.3	
AHB3	QUADSPI kernel	0.9	0.8	0.7	
	SDMMC1 registers	8	7.2	6.8	
	SDMMC1 kernel	2.4	2	1.8	
	DTCM1	5.7	5	4.5	
	DTCM2	5.5	4.8	4.3	
	ITCM	3.2	2.9	2.6	
	D1SRAM1	7.6	6.8	6.1	
	AHB3 bridge	7.5	6.8	6.3	μΑ/MHz
	DMA1	1.1	1	1	μΑ/IVII IZ
	DMA2	1.7	1.4	1.1	
	ADC1/2 registers	3.9	3.2	3.1	
	ADC1/2 kernel	0.9	0.8	0.7	
	ART accelerator	5.5	4.5	4.2	
	ETH1MAC				
	ETH1TX	16	14	13	
ALIDA	ETH1RX				
AHB1	USB1 OTG registers	15	14	13	
	USB1 OTG kernel	-	8.5	8.5	
	USB1 ULPI	0.3	0.3	0.1	
	USB2 OTG registers	15	13	12	
	USB2 OTG kernel	-	8.6	8.6	
	USB2 ULPI	16	16	16	
	AHB1 Bridge	10	9.6	8.6	



Table 37. Peripheral current consumption in Run mode (continued)

_	able 37. Feripheral		I _{DD} (Typ)	·	
۲	eripheral	VOS1	VOS2	VOS3	Unit
	DCMI	1.7	1.7	1.7	
	CRYP	0.1	0.1	0.1	
	HASH	0.1	0.1	0.1	
	RNG registers	1.8	1.4	1.2	
	RNG kernel	-	9.6	9.6	
AHB2	SDMMC2 registers	13	12	11	
	SDMMC2 kernel	2.7	2.5	2.4	
	D2SRAM1	3.3	3.1	2.8	
	D2SRAM2	2.9	2.7	2.5	
	D2SRAM3	1.9	1.8	1.7	
	AHB2 bridge	0.1	0.1	0.1	
	GPIOA	1.1	1	0.9	
	GPIOB	1	0.9	0.9	
	GPIOC	1.4	1.3	1.3	μΑ/MHz
	GPIOD	1.1	1	0.9	
	GPIOE	1	0.9	0.8	
	GPIOF	0.9	0.8	0.8	
	GPIOG	0.9	0.7	0.7	
	GPIOH	1	0.9	0.9	
AHB4	GPIOI	0.9	0.9	0.8	
	GPIOJ	0.9	0.8	0.8	
	GPIOK	0.9	0.8	0.7	
	CRC	0.5	0.4	0.4	
	BDMA	6.2	5.8	5.5	
	ADC3 registers	1.8	1.7	1.7	
	ADC3 kernel	0.1	0.1	0.1	
	Backup SRAM	1.9	1.8	1.8	
	Bridge AHB4	0.1	0.1	0.1	
	LCD-TFT	12	11	10	
APB3	WWDG1	0.5	0.4	0.3	μA/MHz
	APB3 bridge	0.5	0.2	0.1	

Table 37. Peripheral current consumption in Run mode (continued)

	Davinharal		I _{DD} (Typ)		Unit
r	Peripheral	VOS1	VOS2	VOS3	- Onit
	TIM2	3.5	3.2	2.9	
	TIM3	3.4	3.1	2.7	
	TIM4	2.7	2.5	1.9	
	TIM5	3.2	2.9	2.5	
	TIM6	1	0.8	0.7	
	TIM7	1	0.9	0.7	
	TIM12	1.7	1.5	1.2	
	TIM13	1.5	1.3	1	
	TIM14	1.4	1.3	0.9	
	LPTIM1 registers	0.7	0.6	0.5	
	LPTIM1 kernel	2.3	2.1	1.9	
	WWDG2	0.6	0.4	0.4	
APB1	SPI2 registers	1.8	1.5	1.2	μA/MHz
	SPI2 kernel	0.6	0.5	0.5	
	SPI3 registers	1.5	1.3	1.1	
	SPI3 kernel	0.6	0.5	0.5	
	SPDIFRX1 registers	0.6	0.5	0.3	
	SPDIFRX1 kernel	2.9	2.4	2.4	
	USART2 registers	1.4	1.3	1	
	USART2 kernel	4.7	4.1	4	
	USART3 registers	1.4	1.3	1	
	USART3 kernel	4.2	3.8	3.5	
	UART4 registers	1.5	1.1	1	
	UART4 kernel	3.7	3.6	3.2	



111/336

Table 37. Peripheral current consumption in Run mode (continued)

De	eripheral		I _{DD} (Typ)		Unit
Pe	eripnerai	VOS1	VOS2	VOS3	Onit
	UART5 registers	1.4	1.4	1	
	UART5 kernel	3.6	3.2	3.1	
	I2C1 registers	0.8	0.8	0.6	
	I2C1 kernel	2	1.8	1.7	
	I2C2 registers	0.7	0.7	0.4	
	I2C2 kernel	1.9	1.7	1.6	
	I2C3 registers	0.9	0.7	0.6	
	I2C3 kernel	2.1	1.9	1.9	
	HDMI-CEC registers	0.5	0.3	0.3	
	DAC1/2	1.4	1.1	0.9	
APB1	USART7 registers	1.9	1.8	1.3	
(continued)	USART7 kernel	4	3.5	3.3	μA/MHz
	USART8 registers	1.6	1.5	1.2	
	USART8 kernel	4	3.6	3.3	
	CRS	3.4	3.1	2.9	
	SWPMI registers	2.3	2	2	
	SWPMI kernel	0.1	0.1	0.1	
	OPAMP	0.5	0.4	0.4	
	MDIO	2.7	2.4	2.3	
	FDCAN registers	16	15	14	
	FDCAN kernel	7.8	7.6	7.1	
<u> </u>	Bridge APB1	0.1	0.1	0.1	



Table 37. Peripheral current consumption in Run mode (continued)

	lo rin horal		I _{DD} (Typ)		Unit
	Peripheral	VOS1	VOS2	VOS3	Unit
	TIM1	5.1	4.8	4.3	
	TIM8	5.4	4.9	4.6	
	USART1 registers	2.7	2.6	2.5	
	USART1 kernel	0.1	0.1	0.1	
	USART6 registers	2.6	2.5	2.5	
	USART6 kernel	0.1	0.1	0.1	
	SPI1 registers	1.8	1.6	1.6	
	SPI1 kernel	1	0.8	0.6	
	SPI4 registers	1.6	1.5	1.5	
	SPI4 kernel	0.5	0.4	0.4	
	TIM15	3.1	2.8	2.7	
	TIM16	2.4	2.1	2.1	
APB2	TIM17	2.2	2	1.9	μA/MHz
	SPI5 registers	1.8	1.7	1.7	
	SPI5 kernel	0.6	0.5	0.3	
	SAI1 registers	1.5	1.4	1.4	
	SAI1 kernel	2	1.7	1.5	
	SAI2 registers	1.5	1.5	1.3	
	SAI2 kernel	2.2	1.9	1.8	
	SAI3 registers	1.8	1.6	1.6	
	SAI3 kernel	2.5	2.3	2.1	
	DFSDM1 registers	6	5.4	5.2	
	DFSDM1 kernel	0.9	0.8	0.7	
	HRTIM	40	37	35	
	Bridge APB2	0.1	0.1	0.1	



Table 37. Peripheral current consumption in Run mode (continued)

D	eripheral		I _{DD} (Typ)		Unit
P	eripheral	VOS1	VOS2	VOS3	Onit
	SYSCFG	1	0.7	0.7	
	LPUART1 registers	1.1	1.1	1.1	
	LPUART1 kernel	2.6	2.4	2.1	
	SPI6 registers	1.6	1.5	1.4	
	SPI6 kernel	0.2	0.2	0.2	
	I2C4 registers	0.1	0.1	0.1	
	I2C4 kernel	2.4	2.1	2	
	LPTIM2 registers	0.5	0.5	0.5	
	LPTIM2 kernel	2.3	2.1	1.8	
	LPTIM3 registers	0.5	0.5	0.5	
APB4	LPTIM3 kernel	2	2.1	1.5	μΑ/MHz
	LPTIM4 registers	0.5	0.5	0.5	
	LPTIM4 kernel	2	2	1.9	
	LPTIM5 registers	0.5	0.5	0.5	
	LPTIM5 kernel	2	1.8	1.5	
	COMP1/2	0.7	0.5	0.5	
	VREFBUF	0.6	0.4	0.4	
	RTC	1.2	1.1	1.1	
	SAI4 registers	1.6	1.5	1.4	
	SAI4 kernel	1.3	1.3	1.2	
	Bridge APB4	0.1	0.1	0.1	

Table 38. Peripheral current consumption in Stop, Standby and VBAT mode

Symbol	Paramotor	Parameter Conditions		Unit	
Symbol	Farameter	Conditions	3 V	Oille	
	RTC+LSE low drive	-	2.32		
laa	RTC+LSE medium- low drive	-	2.4	μΑ	
^I DD	RTC+LSE medium- high drive	-	2.7	μΛ	
	RTC+LSE High drive	-	3		



6.3.7 Wakeup time from low-power modes

The wakeup times given in *Table 39* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PC1) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Table 39. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{WUSLEEP} (2)	Wakeup from Sleep	-	9	10	CPU clock cycles
		VOS3, HSI, Flash memory in normal mode	4.4	5.6	
		VOS3, HSI, Flash memory in low-power mode	12	15	
		VOS4, HSI, Flash memory in normal mode	15	20	
		VOS4, HSI, Flash memory in low-power mode	23	28	
		VOS5, HSI, Flash memory in normal mode	30	71	
t _{WUSTOP} ⁽²⁾	Wakeup from Stop	VOS5, HSI, Flash memory in low-power mode	38	47	
'WUSTOP' '		VOS3, CSI, Flash memory in normal mode 27 37		37	
		VOS3, CSI, Flash memory in low power mode	36	50	μs
		VOS4, CSI, Flash memory in normal mode	38	48	
		VOS4, CSI, Flash memory in low-power mode	47	61	
		VOS5, CSI, Flash memory in normal mode	52	64	
		VOS5, CSI, Flash memory in low-power mode	62	77	
₊ (2)	Wakeup from Stop,	VOS3, HSI, Flash memory in normal mode	2.6	3.4	
t _{WUSTOP2} ⁽²⁾	clock kept running	VOS3, CSI, Flash memory in normal mode	26	36	
t _{WUSTDBY} (2)	Wakeup from Standby mode	-	390	500	

^{1.} Guaranteed by characterization results.



^{2.} The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

6.3.8 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the *Table 58: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 40. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	4	25	50	MHz
V _{SW} (V _{HSEH} -V _{HSEL)}	OSC_IN amplitude	0.7V _{DD}	-	V_{DD}	V
V _{DC}	OSC_IN input voltage	V_{SS}	-	0.3V _{SS}	
t _{W(HSE)}	OSC_IN high or low time	7	-	-	ns

^{1.} Guaranteed by design.

Figure 14. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 58: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 15*.

Table 41. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	
$\begin{array}{c} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{array}$	OSC32_IN high or low time	-	250	-	-	ns

^{1.} Guaranteed by design.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 15. Low-speed external clock source AC timing diagram **VLSEH** 90% **VLSEL** tW(LSE) tr(LSE) tf(LSE) -tW(LSE) TLSE fLSE ext External OSC32 IN clock source STM32 ai17529b

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	4	-	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	4	
		V_{DD} =3 V, Rm=30 Ω C_L =10pF@4MHz	-	0.35	-	
	HSE current consumption	V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 8 MHz	-	0.40	-	
I _{DD(HSE)}		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 16 MHz	-	0.45	-	mA
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 32 MHz	-	0.65	-	
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 48 MHz	-	0.95	-	
Gm _{critmax}	Maximum critical crystal gm	Startup	-	-	1.5	mA/V
t _{SU} ⁽⁴⁾	Start-up time	V _{DD} is stabilized	-	2	-	ms

Table 42. 4-48 MHz HSE oscillator characteristics⁽¹⁾

- 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typical), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{1.} Guaranteed by design.




Figure 16. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 43. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	-	32.768	-	kHz
		LSEDRV[1:0] = 00, Low drive capability	-	290	-	
	LSE current	LSEDRV[1:0] = 01, Medium Low drive capability	-	390	-	nA
I _{DD}	consumption	LSEDRV[1:0] = 10, Medium high drive capability	-	550	-	I IIA
		LSEDRV[1:0] = 11, High drive capability	-	900	-	
		LSEDRV[1:0] = 00, Low drive capability	-	-	0.5	
Cm	Maximum critical crystal	LSEDRV[1:0] = 01, Medium Low drive capability	-	-	0.75	
Gm _{critmax}	gm	LSEDRV[1:0] = 10, Medium high drive capability	-	-	1.7	μΑ/V
		LSEDRV[1:0] = 11, High drive capability	-	-	2.7	
t _{SU} ⁽³⁾	Startup time	VDD is stabilized	-	2	-	s

^{1.} Guaranteed by design.



- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers.
- 3. t_{SU} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768k Hz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 17. Typical application with a 32.768 kHz crystal

1. An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.9 Internal clock source characteristics

The parameters given in *Table 44* and *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

48 MHz high-speed internal RC oscillator (HSI48)

Symbol Parameter Conditions Unit Min Typ Max V_{DD}=3.3 V, TJ=30 °C $47.5^{(1)}$ HSI48 frequency 48 $48.5^{(1)}$ MHz f_{HSI48} TRIM⁽²⁾ USER trimming step 0.17 % **USER TRIM USER TRIMMING Coverage** ± 32 steps ±5.45 % COVERAGE(3) DuCv(HSI48)(2) **Duty Cycle** 45 55 % Accuracy of the HSI48 oscillator over V_{DD} =1.62 to 3.6 V, ACCHSI48_REL(3) -4.5% 3.5 temperature (factory calibrated) T_{.I}=-40 to 125 °C V_{DD} =3 to 3.6 V 0.025 0.05 HSI48 oscillator frequency drift with ΔVDD(HSI48)(3) % $V_{DD}^{(4)}$ V_{DD}=1.62 V to 3.6 V 0.05 0.1 t_{su(HSI48)}(2) HSI48 oscillator start-up time 2.1 3.5 μs I_{DD(HSI48)}(2) HSI48 oscillator power consumption 350 400 μΑ Next transition jitter N_⊤ jitter ± 0.15 ns Accumulated jitter on 28 cycles⁽⁵⁾ Paired transition jitter P_T jitter ± 0.25 ns Accumulated jitter on 56 cycles⁽⁵⁾

Table 44. HSI48 oscillator characteristics



- 1. Guaranteed by test in production.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization.
- These values are obtained by using the formula: (Freq(3.6V) - Freq(3.0V)) / Freq(3.0V) or (Freq(3.6V) - Freq(1.62V)) / Freq(1.62V).
- 5. Jitter measurements are performed without clock source activated in parallel.

64 MHz high-speed internal RC oscillator (HSI)

Table 45. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	HSI frequency	V _{DD} =3.3 V, T _J =30 °C	63.7 ⁽²⁾	64	64.3 ⁽²⁾	MHz
		Trimming is not a multiple of 32	-	0.24	0.32	
	HSI user trimming step	Trimming is 128, 256 and 384	-5.2	-1.8	-	
TRIM		Trimming is 64, 192, 320 and 448	-1.4	-0.8	-	%
		Other trimming are a multiple of 32 (not including multiple of 64 and 128)	-0.6	-0.25	-	
DuCy(HSI)	Duty Cycle	-	45	-	55	%
Δ _{VDD (HSI)}	HSI oscillator frequency drift over V _{DD} (reference is 3.3 V)	V _{DD} =1.62 to 3.6 V	-0.12	-	0.03	%
٨	HSI oscillator frequency drift over	T _J =-20 to 105 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
Δ _{TEMP} (HSI)	temperature (reference is 64 MHz)	T _J =-40 to T _J max °C	-2 ⁽³⁾	-	1 ⁽³⁾	
t _{su} (HSI)	HSI oscillator start-up time	-	ı	1.4	2	μs
t _{stab} (HSI)	HSI oscillator stabilization time	at 1% of target frequency	-	4	8	μs
I _{DD} (HSI)	HSI oscillator power consumption	-	-	300	400	μA

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

4 MHz low-power internal RC oscillator (CSI)

Table 46. CSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CSI}	CSI frequency	V _{DD} =3.3 V, T _J =30 °C	3.96 ⁽²⁾	4	4.04 ⁽²⁾	MHz
TRIM	Trimming step	-		0.35	-	%
DuCy(CSI)	Duty Cycle	-	45	-	55	%



		•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Δ _{TEMP} (CSI)	CSI oscillator frequency drift over temperature	T _J = 0 to 85 °C	-	-3.7 ⁽³⁾	4.5 ⁽³⁾	%
		T _J = −40 to 125 °C	-	-11 ⁽³⁾	7.5 ⁽³⁾	70
D _{VDD} (CSI)	CSI oscillator frequency drift over V _{DD}	V _{DD} = 1.62 to 3.6 V	-	-0.06	0.06	%
t _{su(CSI)}	CSI oscillator startup time	-	-	1	2	μs
t _{stab(CSI)}	CSI oscillator stabilization time (to reach ±3% of f _{CSI})	-	-	4	8	cycle
Innicei	CSI oscillator power consumption	-	-	23	30	uA

Table 46. CSI oscillator characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	V_{DD} = 3.3 V, T_J = 25 °C	31.4	32	32.6	
		$T_J = -40 \text{ to } 105 \text{ °C}, V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$	29.76	-	33.60	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	80	130	
t _{stab(LSI)} ⁽²⁾	LSI oscillator stabilization time (5% of final value)	-	-	120	170	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	-	130	280	nA

^{1.} Guaranteed by characterization results.

6.3.10 PLL characteristics

The parameters given in *Table 48* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 48. PLL characteristics (wide VCO frequency range)⁽¹⁾

Symb	ool	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}		PLL input clock	-	2	-	16	MHz
	PLL input clock duty cycle	-	10	-	90	%	



^{2.} Guaranteed by design.

Table 48. PLL characteristics (wide VCO frequency range)⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		VOS1		1.5	-	400 ⁽²⁾	
f _{PLL_P_OUT}	PLL multiplier output clock P	VOS2		1.5	-	300	
		VOS3		1.5	-	200	
		VOS1		1.5	-	400 ⁽²⁾	MHz
f _{PLL_Q_OUT}	PLL multiplier output clock Q/R	VOS2		1.5	-	300	
		VOS3		1.5	-	200	
f _{VCO_OUT}	PLL VCO output	-		192	-	836	
		Normal mode		-	50 ⁽³⁾	150 ⁽³⁾	
t _{LOCK}	PLL lock time	Sigma-delta mode (CKIN ≥ 8 MHz)		-	58 ⁽³⁾	166 ⁽³⁾	μs
	Cycle-to-cycle jitter ⁽⁴⁾	VCO = 192 MHz		-	134	-	
		VCO = 200 MHz		-	134	-	±ps
	Cycle-to-cycle jitter	VCO = 400 MHz		-	76	-	
Jitter		VCO = 800 MHz		-	39	-	
00.		Normal mode		-	±0.7	-	
	Long term jitter	Sigma-delta mode (CKIN = 16 MHz)		-	±0.8	-	%
		VCO freq =	V_{DDA}	-	440	1150	
(3)	PLL power consumption on V _{DD}	420 MHz	V _{CORE}	-	530	-	
I _{DD(PLL)} ⁽³⁾		VCO freq =	V_{DDA}	-	180	500	μA
		150 MHz	V _{CORE}	-	200	-	

^{1.} Guaranteed by design unless otherwise specified.

Table 49. PLL characteristics (medium VCO frequency range)⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock	-	1	-	2	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	10	-	90	%
	PLL multiplier output clock P, Q, R	VOS1	1.17	-	210	
f _{PLL_OUT}		VOS2	1.17	-	210	MHz
		VOS3	1.17	-	200	
f _{VCO_OUT}	PLL VCO output	-	150	-	420	MHz
+	DLL look time	Normal mode	-	60 ⁽²⁾	100 ⁽²⁾	μs
t _{LOCK}	PLL lock time	Sigma-delta mode	forbidden	-	-	μs



This value must be limited to the maximum frequency due to the product limitation (400 MHz for VOS1, 300 MHz for VOS2, 200 MHz for VOS3).

^{3.} Guaranteed by characterization results.

^{4.} Integer mode only.

Table 49. PLL characteristics (medium VCO frequency range)⁽¹⁾ (continued)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
			VCO = 150 MHz	-	145	-	
	Cycle-to-cycle jitter ⁽³⁾		VCO = 300 MHz	-	91	-	+/-
	Cycle-to-cycle Jittel		VCO = 400 MHz	-	64	-	ps
			VCO = 420 MHz	-	63	ı	
Jitter	Period jitter	f _{PLL_OUT} = 50 MHz	VCO = 150 MHz	-	55	-	+/-
		50 MHz	VCO = 400 MHz	-	30	-	ps
	Long term jitter	Normal mode	VCO = 150 MHz	-	-	-	
			VCO = 300 MHz	-	-	-	%
			VCO = 400 MHz	-	+/-0.3	-	
		VCO freq =	VDD	-	440	1150	
I(PLL) ⁽²⁾	DI I	420MHz	VCORE	-	530	-	
I(FLL)(/	PLL power consumption on V _{DD}	VCO freq =	VDD	-	180	500	μA
		150MHz	VCORE	-	200	-	

^{1.} Guaranteed by design unless otherwise specified.

6.3.11 Memory characteristics

Flash memory

The characteristics are given at T_J = -40 to 125 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 50. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Supply current	Write / Erase 8-bit mode	-	6.5	-	
		Write / Erase 16-bit mode	-	11.5	-	mA
I _{DD}		Write / Erase 32-bit mode	-	20	-	
		Write / Erase 64-bit mode	-	35	-	



^{2.} Guaranteed by characterization results.

^{3.} Integer mode only.

Table 51. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
		Program/erase parallelism x 8	-	290	580 ⁽²⁾	
4	Word (266 bits) programming time	Program/erase parallelism x 16	-	180	360	
t _{prog}		Program/erase parallelism x 32	-	130	260	μs
		Program/erase parallelism x 64	-	100	200	
		Program/erase parallelism x 8	-	2	4	
t _{ERASE128KB}	Sector (128 KB) erase time	Program/erase parallelism x 16	-	1.8	3.6	
		Program/erase parallelism x 32	-	1.1	2.2	
	Mass erase time	Program/erase parallelism x 8	-	13	26	s
4		Program/erase parallelism x 16	-	8	16	
t _{ME}	wass erase time	Program/erase parallelism x 32	-	6	12	
		Program/erase parallelism x 64	-	5	10	
		Program parallelism x 8				
M	Drogramming voltage	Program parallelism x 16	1.62	-	3.6	V
V_{prog}	Programming voltage	Program parallelism x 32				V
		Program parallelism x 64	1.8	-	3.6	

^{1.} Guaranteed by characterization results.

Table 52. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Value	Unit	
Symbol	rarameter conditions		Min ⁽¹⁾		
N _{END}	Endurance	$T_J = -40 \text{ to } +125 \text{ °C } (6 \text{ suffix versions})$	10	kcycles	
+	Data retention	1 kcycle at T _A = 85 °C	30	Years	
t _{RET}		10 kcycles at T _A = 55 °C	20	Teals	

^{1.} Guaranteed by characterization results.

^{2.} The maximum programming time is measured after 10K erase operations.

6.3.12 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 53. They are based on the EMS levels and classes defined in application note AN1709.

I evel/ **Symbol Conditions Parameter** Class Voltage limits to be applied on any I/O pin to induce V_{FESD} 3B $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ a functional disturbance UFBGA240, f_{rcc_c_ck} = Fast transient voltage burst limits to be applied 400 MHz, conforms to through 100 pF on V_{DD} and V_{SS} pins to induce a V_{FTB} 4B IEC 61000-4-2 functional disturbance

Table 53. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 kΩ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Max vs. Monitored [f_{HSE}/f_{CPU}] Symbol **Parameter Conditions** Unit frequency band 8/400 MHz 0.1 to 30 MHz 6 30 to 130 MHz 5 dBµV V_{DD} = 3.6 V, T_A = 25 °C, UFBGA240 package, 13 130 MHz to 1 GHz S_{EMI} Peak level conforming to IEC61967-2 7 1 GHz to 2 GHz 2.5 EMI Level

Table 54. EMI characteristics

6.3.13 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 001	All	1C	1000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 002	All	C1	250	V

Table 55. ESD absolute maximum ratings

1. Guaranteed by characterization results.



Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 56. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latchup class	T _A = +25 °C conforming to JESD78	II level A

6.3.14 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 57. I/O current injection susceptibility⁽¹⁾

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	PA7, PC5, PG1, PB14, PJ7, PA11, PA12, PA13, PA14, PA15, PJ12, PB4	5	0	
ı	PA2, PH2, PH3, PE8, PA6, PA7, PC4, PE7, PE10, PE11	0	NA	mA
INJ	PA0, PA_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PH4, PH5, BOOT0	0	0	IIIA
	All other I/Os	5	NA	

Guaranteed by characterization.



6.3.15 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 58: I/O static characteristics* are derived from tests performed under the conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS and TTL compliant (except for BOOT0).

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

Table 58. I/O static characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0		-	-	0.3V _{DD} ⁽¹⁾	
V _{IL}	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOX<3.6 V</v<sub>	-	-	0.4V _{DD} - 0.1 ⁽²⁾	V
	BOOT0 I/O input low level voltage		-	-	0.19V _{DD} + 0.1 ⁽²⁾	
	I/O input high level voltage except BOOT0		0.7V _{DD} ⁽¹⁾	-	-	
V _{IH}	I/O input high level voltage except BOOT0 ⁽³⁾	1.62 V <v<sub>DDIOX<3.6 V</v<sub>	0.47V _{DD} + 0.25 ⁽²⁾	-	-	V
	BOOT0 I/O input high level voltage ⁽³⁾		0.17V _{DD} + 0.6 ⁽²⁾	-	-	
V _{HYS} ⁽²⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V< V _{DDIOx} <3.6 V	-	250	-	mV
	BOOT0 I/O input hysteresis		-	200	-	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	FT_xx Input leakage current ⁽²⁾	$Max(V_{DDXXXX}) < V_{IN} \le 5.5 \text{ V}$ (5)(6)(9)	-	-	1500	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/- 350	
I _{leak} ⁽⁴⁾	FT_u IO	$Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$	-	-	5000 ⁽⁷⁾	nA
	TT_xx Input leakage current	$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	VPP (BOOT0 alternate function)	0< V _{IN} ≤ V _{DDIOX}	-	-	15	
	VPP (BOOTO alternate function)	V _{DDIOX} < V _{IN} ≤ 9 V			35	
R _{PU}	Weak pull-up equivalent resistor ⁽⁸⁾	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	V _{IN} =V _{DD} ⁽⁹⁾	30	40	50	K12
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Compliant with CMOS requirement.

^{2.} Guaranteed by design.



129/336

- 3. V_{DDIOx} represents V_{DDIO1} , V_{DDIO2} or V_{DDIO3} . V_{DDIOx} = V_{DD} .
- This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following formula: I_{Total_Ileak_max} = 10 μA + [number of I/Os where V_{IN} is applied on the pad] x I_{Ikg(Max)}.
- 5. All FT_xx IO except FT_lu, FT_u and PC3.
- 6. V_{IN} must be less than Max(VDDXXX) + 3.6 V.
- To sustain a voltage higher than MIN(V_{DD}, V_{DDA}, V_{DD33USB}) +0.3 V, the internal pull-up and pull-down resistors must be disabled.
- The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).
- 9. Max(VDDXXX) is the maximum value of all the I/O supplies.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 18*.




Figure 18. V_{IL}/V_{IH} for all I/Os except BOOT0

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 20*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 20*).



Output voltage levels

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS and TTL compliant.

Table 59. Output voltage characteristics for all I/Os except PC13, PC14, PC15 and PI8⁽¹⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
V _{OL}	Output low level voltage	CMOS port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH}	Output high level voltage	CMOS port ⁽²⁾ $I_{IO}=-8 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	V _{DD} −0.4	-	
V _{OL} ⁽³⁾	Output low level voltage	TTL port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage	TTL port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =20 mA 2.7 V≤ V _{DD} ≤3.6 V	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-20 mA 2.7 V≤ V _{DD} ≤3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =4 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-4 mA 1.62 V≤V _{DD} <3.6 V	V _{DD} 0.4	-	
V _{OLFM+} ⁽³⁾	Output low level voltage for an FTf	I _{IO} = 20 mA 2.3 V≤ V _{DD} ≤3.6 V	-	0.4	
VOLFM+\\'	I/O pin in FM+ mode	I _{IO} = 10 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 19:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 60. Output voltage characteristics for PC13, PC14, PC15 and PI8⁽¹⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
V _{OL}	Output low level voltage	CMOS port ⁽²⁾ $I_{IO}=3 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH}	Output high level voltage	CMOS port ⁽²⁾ $I_{IO}=-3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} −0.4	-	
V _{OL} ⁽³⁾	Output low level voltage	TTL port ⁽²⁾ $I_{IO}=3 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage	TTL port ⁽²⁾ $I_{IO} = -3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =1.5 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-1.5 mA 1.62 V≤ V _{DD} ≤3.6 V	V _{DD} -0.4	-	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 19:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.

132/336

DS12556 Rev 6

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Output buffer timing characteristics (HSLV option disabled)

The HSLV bit of SYSCFG_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.5 V.

Table 61. Output timing characteristics (HSLV OFF) $^{(1)(2)}$

Speed	Symbol	Parameter	conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	12		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3		
	F _{max} ⁽³⁾	Maximum fraguancy	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	12	MHz	
	Fmax`*′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	IVITZ	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	16		
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4		
00			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	16.6		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	33.3		
	t _r /t _f ⁽⁴⁾	Output high to low level	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	13.3	ne
		to high level rise time $C=30 \text{ pF, } 1.62 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$ $C=10 \text{ pF, } 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ $C=10 \text{ pF, } 1.62 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	ns	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10		
			-	20			
		F _{max} ⁽³⁾ Maximum frequency	C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	60		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15		
	F _{max} ⁽³⁾		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	80	MHz	
	Fmax`*′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15	IVITZ	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	110		
01			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	20		
UI			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	5.2		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10		
	$t_r/t_f^{(4)}$	Output high to low level	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.2	Ī ,,	
	ι _τ / ι _ξ ` ' '	fall time and output low to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	7.5	ns	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.8	1	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5.2		



Table 61. Output timing characteristics (HSLV OFF)⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	85		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	35	1	
	F _{max} ⁽³⁾	Maximum fraguancy	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	110	MHz	
	Fmax`*′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	40	IVITZ	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	166		
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	100		
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	3.8		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	6.9		
	t _r /t _f ⁽⁴⁾	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	2.8] ne	
	l _r /l _f · · ^γ	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	5.2	ns	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	1.8		
				C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	3.3	
		(3) Mayiraya faayyaa	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	100		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	50		
	E (3)		C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	133	MHz	
	F _{max} ⁽³⁾ Maximum frequency	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	66	IVITZ	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	220		
11			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	85	1	
11			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	3.3		
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	6.6		
	$t_r/t_f^{(4)}$	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	2.4	ne	
	۲ ^{/ ۱} ۴` ′	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	4.5	ns	
		C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	1.5			
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	2.7		

^{1.} Guaranteed by design.

5. Compensation system enabled.



^{2.} The frequency of the GPIOs that can be supplied in V_{BAT} mode (PC13, PC14, PC15 and PI8) is limited to 2 MHz

^{3.} The maximum frequency is defined with the following conditions: $(t_r + t_f) \le 2/3 \text{ T}$ Skew $\le 1/20 \text{ T}$ 45%<Duty cycle<55%

^{4.} The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

Output buffer timing characteristics (HSLV option enabled)

Table 62. Output timing characteristics $(HSLV\ ON)^{(1)}$

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	
	F _{max} ⁽²⁾	F _{max} ⁽²⁾ Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	MHz
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	
00		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	58	MHz
01		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	66		
UI		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6	
	$t_r/t_f^{(3)}$	t _r /t _f ⁽³⁾ fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4.8	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	
	F _{max} ⁽²⁾ Maximum frequency	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	55		
		C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	80	MHz	
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	133	1
10		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.8	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	4	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	2.4	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	60	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	90	MHz
44			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	175	
11		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.3	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	3.6	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	1.9	

^{1.} Guaranteed by design.

- 3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- 4. Compensation system enabled.



^{2.} The maximum frequency is defined with the following conditions: $(t_r+t_f) \le 2/3$ T Skew $\le 1/20$ T 45%-Duty cycle<55%

6.3.16 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 58: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 63* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU} ⁽²⁾	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	1.71 V < V _{DD} < 3.6 V	-	-	50	
, ,	NRST Input not filtered pulse	1.71 V < V _{DD} < 3.6 V	300	-	-	ns
VNF(NRST)`	NRST Input not filtered pulse	1.62 V < V _{DD} < 3.6 V	1000	-	-	

Table 63. NRST pin characteristics

2. Guaranteed by design.




Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 58. Otherwise the reset is not taken into account by the device.

47/

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

6.3.17 FMC characteristics

Unless otherwise specified, the parameters given in *Table 64* to *Table 77* for the FMC interface are derived from tests performed under the ambient temperature, f_{rcc_c_ck} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 20 through Figure 23 represent asynchronous waveforms and Table 64 through Table 71 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capcitive load C_L = 30 pF

In all timing tables, the $T_{\mbox{\scriptsize KERCK}}$ is the $f_{\mbox{\scriptsize mc_ker_ck}}$ clock period.



137/336




Figure 20. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.



Table 64. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	2T _{fmc_ker_ck} - 1	2 T _{fmc_ker_ck} +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	0.5	
t _{w(NOE)}	FMC_NOE low time	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	no
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	ns
t _{su(Data_NE)}	Data to FMC_NEx high setup time	11	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	11	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} + 1	

^{1.} Guaranteed by characterization results.

Table 65. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7T _{fmc_ker_ck} +1	7T _{fmc_ker_ck} +1	
t _{w(NOE)}	FMC_NWE low time	5T _{fmc_ker_ck} −1	5T _{fmc_ker_ck} +1	ns
t _{w(NWAIT)}	FMC_NWAIT low time	T _{fmc_ker_ck} -0.5		110
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	4T _{fmc_ker_ck} +11	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	3T _{fmc_ker_ck} +11.5	-	

^{1.} Guaranteed by characterization results.

^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.




Figure 21. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 66. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

rable of 7.6 yillon on our maniplexed of a min of a min feet winte annuinge				
Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	3T _{fmc_ker_ck} - 1	3T _{fmc_ker_ck}	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{fmc_ker_ck}	T _{fmc_ker_ck} + 1	
t _{w(NWE)}	FMC_NWE low time	T _{fmc_ker_ck} - 0.5	T _{fmc_ker_ck} + 0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{fmc_ker_ck}	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	20
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	ns
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{fmc_ker_ck} + 2.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} + 1	

^{1.} Guaranteed by characterization results.



Table 67. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} - 1	8T _{fmc_ker_ck} + 1	
t _{w(NWE)}	FMC_NWE low time	6T _{fmc_ker_ck} - 1.5	6T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} + 13	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck} + 13	-	

- 1. Guaranteed by characterization results.
- 2. N_{WAIT} pulse width is equal to 1 AHB cycle.

Figure 22. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 68. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{fmc_ker_ck} - 1	3T _{fmc_ker_ck} + 1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2T _{fmc_ker_ck}	2T _{fmc_ker_ck} + 0.5	
t _{tw(NOE)}	FMC_NOE low time	T _{fmc_ker_ck} - 1	T _{fmc_ker_ck} + 1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	T _{fmc_ker_ck} - 0.5	T _{fmc_ker_ck} +1	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{fmc_ker_ck} + 0.5	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	T _{fmc_ker_ck} - 0.5	-	
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{fmc_ker_ck} - 2	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	T _{fmc_ker_ck} - 2	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} Guaranteed by characterization results.

Table 69. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} - 1	8T _{fmc_ker_ck}	
t _{w(NOE)}	FMC_NWE low time	5T _{fmc_ker_ck} - 1.5	5T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} + 3	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck}	-	

^{1.} Guaranteed by characterization results.






Figure 23. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 70. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4T _{fmc_ker_c} - 1	4T _{fmc_ker_ck}	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{fmc_ker_c} - 1	T _{fmc_ker_ck} + 0.5	
t _{w(NWE)}	FMC_NWE low time	2T _{fmc_ker_ck} - 0.5	2T _{fmc_ker_ck} + 0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{fmc_ker_ck} - 0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	T _{fmc_ker_ck}	T _{fmc_ker_ck} + 1	ns
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{fmc_ker_ck} +0.5	-	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{fmc_ker_ck} - 0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	T _{fmc_ker_ck} + 2	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 6 143/336

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9T _{fmc_ker_ck} – 1	9T _{fmc_ker_ck}	
t _{w(NWE)}	FMC_NWE low time	7T _{fmc_ker_ck} - 0.5	7T _{fmc_ker_ck} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6T _{fmc_ker_ck} + 3	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck}	-	

Table 71. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾

Synchronous waveforms and timings

Figure 24 through Figure 27 represent synchronous waveforms and Table 72 through Table 75 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC MemoryType CRAM
- WriteBurst = FMC WriteBurst Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all the timing tables, the $T_{fmc_ker_ck}$ is the $f_{mc_ker_ck}$ clock period, with the following FMC_CLK maximum values:

- For 2.7 V<V_{DD}<3.6 V, FMC_CLK =100 MHz at 20 pF
- For 1.8 V<V_{DD}<1.9 V, FMC_CLK =100 MHz at 20 pF
- For 1.62 V<V_{DD}<1.8 V, FMC_CLK =100 MHz at 15 pF

577

^{1.} Guaranteed by characterization results.




Figure 24. Synchronous multiplexed NOR/PSRAM read timings

Table 72. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1.	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{fmc_ker_ck} - 0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	3	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	0	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	1	-	

^{1.} Guaranteed by characterization results.






Figure 25. Synchronous multiplexed PSRAM write timings



Table 73. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} + 0.5	-	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	2.5	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	2.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{fmc_ker_ck} + 0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.






Figure 26. Synchronous non-multiplexed NOR/PSRAM read timings

Table 74. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _(CLKL-NExL)	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{fmc_ker_ck} + 0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	3	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	0	-	
t _{SU(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	1	-	

^{1.} Guaranteed by characterization results.



DS12556 Rev 6 149/336




Figure 27. Synchronous non-multiplexed PSRAM write timings

Table 75. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _(CLK)	FMC_CLK period	2T _{fmc_ker_ck} - 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _(CLKH-NExH)	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	113
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} + 1	-	
t _{d(CLKL-Data)}	FMC_D[15:0] valid data after FMC_CLK low	-	3.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{fmc_ker_ck} + 1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.

NAND controller waveforms and timings

Figure 28 through *Figure 31* represent synchronous waveforms, and *Table 76* and *Table 77* provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC_WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC_Bank_NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC ECC Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0
- C_L = 30 pF

In all timing tables, the T_{fmc ker ck} is the fmc_ker_ck clock period.




Figure 28. NAND controller waveforms for read access

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

Th(NWE-ALE)

FMC_NOE (NRE)

Th(NWE-D)


Th(NWE-D)

Th(NWE-D)

MS32768V1

Figure 29. NAND controller waveforms for write access








Figure 31. NAND controller waveforms for common memory write access

Table 76. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(N0E)}	FMC_NOE low width	4T _{fmc_ker_ck} -0.5	4T _{fmc_ker_ck} + 0.5	
t _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	8	-	
t _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t _{d(ALE-NOE)}	FMC_ALE valid before FMC_NOE low	-	3T _{fmc_ker_ck} + 1	
t _{h(NOE-ALE)}	FMC_NWE high to FMC_ALE invalid	4T _{fmc_ker_ck} - 2	-	

^{1.} Guaranteed by characterization results.

Table 77. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NWE)}	FMC_NWE low width	4T _{fmc_ker_ck} - 0.5	4T _{fmc_ker_ck} + 0.5	
t _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	0	-	
t _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	2T _{fmc_ker_ck} - 0.5	-	ns
t _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5T _{fmc_ker_ck} - 1	-	113
t _{d(ALE-NWE)}	FMC_ALE valid before FMC_NWE low	-	3T _{fmc_ker_ck} + 0.5	
t _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2T _{fmc_ker_ck} - 1	-	

^{1.} Guaranteed by characterization results.



SDRAM waveforms and timings

In all timing tables, the T_{fmc ker ck} is the fmc_ker_ck clock period, with the following FMC_SDCLK maximum values:

- For 1.8 V<V_{DD}<3.6V: FMC_CLK =100 MHz at 20 pF
- For 1.62 V<_{DD}<1.8 V, FMC_CLK =100 MHz at 15 pF




Figure 32. SDRAM read access waveforms (CL = 1)

Table 78. SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{su(SDCLKH _Data)}	Data input setup time	3	-	
t _{h(SDCLKH_Data)}	Data input hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _d (SDCLKL- SDNE)	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0.5	-	113
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	0.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

1. Guaranteed by characterization results.



Table 79. LPSDR SDRAM read timings⁽¹⁾

Symbol Parameter		Min	Max	Unit
t _{W(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{su(SDCLKH_Data)}	Data input setup time	3	-	
t _{h(SDCLKH_Data)}	Data input hold time	0.5	-	
t _{d(SDCLKL_Add)}	Address valid time	-	2.5	
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	2.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0	-	113
t _{d(SDCLKL_SDNRAS}	SDNRAS valid time	-	0.5	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

Figure 33. SDRAM write access waveforms




Table 80. SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	3	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL_SDNWE)}	SDNWE valid time	-	1.5	
t _{h(SDCLKL_SDNWE)}	SDNWE hold time	0.5	-	ns
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	1.5	113
t _{h(SDCLKLSDNE)}	Chip select hold time	0.5	-	
t _d (SDCLKL_SDNRAS)	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _{d(SDCLKL_SDNCAS)}	SDNCAS valid time	-	1	
t _{d(SDCLKL_SDNCAS)}	SDNCAS hold time	0.5	-	

^{1.} Guaranteed by characterization results.

Table 81. LPSDR SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} + 0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	2.5	
t _{h(SDCLKL_Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	2.5	
t _d (SDCLKL-SDNWE)	SDNWE valid time	-	2.5	
t _{h(SDCLKL-SDNWE)}	SDNWE hold time	0	-	ns
t _{d(SDCLKL-SDNE)}	Chip select valid time	-	3	115
t _{h(SDCLKL-SDNE)}	Chip select hold time	0	-	
t _d (SDCLKL-SDNRAS)	SDNRAS valid time	-	1.5	
t _{h(SDCLKL-SDNRAS)}	SDNRAS hold time	0	-	
t _{d(SDCLKL-SDNCAS)}	SDNCAS valid time	-	1.5	
t _{d(SDCLKL-SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

DS12556 Rev 6 156/336



6.3.18 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 82* and *Table 83* for QUADSPI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when V_{DD}≤2.7 V

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 82. QUADSPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Fck1/T _{CK}	QUADSPI clock frequency	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ $\text{C}_{L} = 20 \text{ pF}$	-	-	133	MHz
		1.62 V <v<sub>DD<3.6 V C_L=15 pF</v<sub>	-	-	100	IVIMZ
t _{w(CKH)}	QUADSPI clock high and low		T _{CK} /2-0.5	ı	T _{CK} /2	
t _{w(CKL)}	time	-	T _{CK} /2	i	$T_{CK}/2 + 0.5$	
+	Data input actus time	$2.7 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	2	-	-	
t _{s(IN)}	Data input setup time	$1.62 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	2.5	-	-	ns
+	Data input hold time	$2.7 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	1	-	-	115
t _{h(IN)}	Data input hold time	1.62 V ≤ V _{DD} < 3.6 V	1.5	-	-	
t _{v(OUT)}	Data output valid time	-	-	1.5	2	
t _{h(OUT)}	Data output hold time	-	0.5	-	-	

^{1.} Guaranteed by characterization results.



Table 83. QUADSPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	QUADSPI clock	2.7 V <v<sub>DD<3.6 V CL=20 pF</v<sub>	-	-	100	MHz
F _{ck1/t(CK)}	frequency	1.62 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	-	-	100	IVITIZ
t _{w(CKH)}	QUADSPI clock high and low time		T _{CK} /2 -0.5	-	T _{CK} /2	
t _{w(CKL)}		-	T _{CK} /2	-	T _{CK} /2+0.5	
	Data input setup time	2.7 V ≤ V _{DD} < 3.6 V	3	-	-	
$t_{sr(IN)}, t_{sf(IN)}$		1.62 V ≤ V _{DD} < 3.6 V	1	-	-	
	Data input hold time	2.7 V ≤ V _{DD} < 3.6 V	1	-	-	
t _{hr(IN)} , t _{hf(IN)}		1.62 V ≤ V _{DD} < 3.6 V	1.5	-	-	ns
4		DHHC=0	-	3.5	4	
t _{vr(OUT)} , t _{vf(OUT)}	Data output valid time	DHHC=1 Pres=1, 2	-	T _{CK} /4+3.5	T _{CK} /4+4	
t _{hr(OUT)} , t _{hf(OUT)}		DHHC=0	3	-	-	
	Data output hold time	DHHC=1 Pres=1, 2	T _{CK} /4+3	-	-	

^{1.} Guaranteed by characterization results.

Figure 34. Quad-SPI timing diagram - SDR mode





Figure 35. Quad-SPI timing diagram - DDR mode



6.3.19 Delay block (DLYB) characteristics

Unless otherwise specified, the parameters given in *Table 85* for the delay block are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*.

Table 84. Dynamics characteristics: Delay Block characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{init}	Initial delay	-	1400	2200	2400	ps
t_Δ	Unit Delay	-	35	40	45	ρs

^{1.} Guaranteed by characterization results.

6.3.20 16-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 85* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 85. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DDA}	Analog power supply	-		1.62	-	3.6	
\/	Positive reference voltage	V _{DDA} ≥	2 V	2 - V _{DDA}		V	
V _{REF+}	Tositive reference voltage	V _{DDA} < 2	? V		V_{DDA}		
V _{REF-}	Negative reference voltage	-			V_{SSA}		
f	ADC clock frequency	2 V ≤ V _{DDA} ≤ 3.3 V	BOOST = 1	-	-	36	MHz
f _{ADC}	ADO Glock frequency	2 V = V _{DDA} = 5.5 V	BOOST = 0	-	-	20	IVII IZ
		16-bit resol	ution	-	-	3.60 ⁽²⁾	
	Sampling rate for Fast	14-bit resol	ution	-	-	4.00 ⁽²⁾	
	channels, BOOST = 1, f _{ADC} = 36 MHz ⁽²⁾	12-bit resol	ution	-	-	4.50 ⁽²⁾	
		10-bit resolution		-	-	5.00 ⁽²⁾	
		8-bit resolution				6.00 ⁽²⁾	
		16-bit resolution		-	-	2.00 ⁽²⁾	
	Sampling rate for Fast	14-bit resol	ution	-	-	2.20 ⁽²⁾	
f _S	channels, BOOST = 0,	12-bit resol	ution	-	-	2.50 ⁽²⁾	MSPS
	f _{ADC} = 20 MHz	10-bit resol	ution	-	-	2.80 ⁽²⁾	
		8-bit resolu	ution			3.30 ⁽²⁾	
		16-bit resol	ution	-	-	1.00	
	Sampling rate for Slow	14-bit resol	ution	-	-	1.00	
	channels, BOOST = 0,	12-bit resol	ution	-	-	1.00	
	f _{ADC} = 10 MHz	10-bit resol	ution	-	-	1.00	
		8-bit resolu	ution			1.00	

Table 85. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	External trigger frequency	f _{ADC} = 36 MHz	-	-	3.6	MHz
f _{TRIG}	External trigger frequency	16-bit resolution	-	-	10	1/f _{ADC}
V _{AIN} ⁽³⁾	Conversion voltage range	-	0	-	V _{REF+}	
V _{CMIV}	Common mode input voltage	-	V _{REF} /2-	V _{REF} /2	V _{REF} /2+ 10%	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	4	-	pF
t _{ADCREG_}	ADC LDO startup time	-	-	5	10	μs
t _{STAB}	ADC power-up time	LDO already started		conversion cycle		
t _{CAL}	Offset and linearity calibration time	-				
t _{OFF_CAL}	Offset calibration time	-		1,280		
	Trigger conversion latency	CKMODE = 00	1.5	2	2.5	
	for regular and injected	CKMODE = 01	-	-	2	
t _{LATR}	channels without aborting the conversion	CKMODE = 10			2.25	
	the conversion	CKMODE = 11			2.125	1/f _{ADC}
	Trigger conversion latency	CKMODE = 00	2.5	3	3.5	
	Trigger conversion latency for regular and injected	CKMODE = 01	-	-	3	
t _{LATRINJ}	channels when a regular	CKMODE = 10	-	-	3.25	
	conversion is aborted	CKMODE = 11	-	-	3.125	
t _S	Sampling time	-	1.5	-	810.5	
t _{CONV}	Total conversion time (including sampling time)	N-bit resolution	_	+ 0.5 + N 8 cycles mode)		

^{1.} Guaranteed by design.

3. Depending on the package, V_{REF+} can be internally connected to V_{DDA} and V_{REF-} to V_{SSA} .



^{2.} These values are obtained using the following formula: $f_S = f_{ADC}/t_{CONV}$, where f_{ADC} = 36 MHz and t_{CONV} = 1,5 cycle sampling time + t_{SAR} sampling time. Refer to the product reference manual for the value of t_{SAR} depending on resolution.

Table 86. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	I	tions ⁽⁴⁾	Min	Тур	Max	Unit
		Single	BOOST = 1	-	±6	-	
	Total	ended	BOOST = 0	-	±8	-	1
ET	unadjusted error	Differential	BOOST = 1	-	±10	-	
		Dillerential	BOOST = 0	-	±16	-	
		Single	BOOST = 1	-	2	-	
ED	Differential linearity	ended	BOOST = 0	-	1	-	±LSB
	error	Differential	BOOST = 1	-	8	-	ILSD
		Dillerential	BOOST = 0	-	2	-	
		Single	BOOST = 1	-	±6	-	
EL	Integral linearity	ended	BOOST = 0	-	±4	-	
	error	Differential	BOOST = 1	-	±6	-	
		Dillerential	BOOST = 0	-	±4	-	
	Effective number of	Single	BOOST = 1	-	11.6	-	
ENOB ⁽⁵⁾		ended	BOOST = 0	-	12	-	bits
LNOB	bits	Differential	BOOST = 1	-	13.3	-	Dits
	(2 MSPS)	Dillerential	BOOST = 0	-	13.5	-	
	Signal-to-	Single	BOOST = 1	-	71.6	-	
SINAD ⁽⁵⁾	noise and distortion	ended	BOOST = 0	-	74	-	
SINAD	ratio	Differential	BOOST = 1	-	81.83	-	
	(2 MSPS)	Dillerential	BOOST = 0	-	83	-	
		Single	BOOST = 1	-	72	-	
SNR ⁽⁵⁾	Signal-to- noise ratio	ended	BOOST = 0	-	74	-	dB
SINK	(2 MSPS)	Differential	BOOST = 1	-	82	-	ub
		Dillerential	BOOST = 0	-	83	-	
		Single	BOOST = 1	-	-78	-	
THD ⁽⁵⁾	Total harmonic	ended	BOOST = 0	-	-80	-	
יטחוי /	distortion	Differential	BOOST = 1	-	-90	-	
		Dilletetiliai	BOOST = 0	-	-95	-	

- $1. \quad \text{Guaranteed by characterization for BGA packages, the values for LQFP packages might differ.} \\$
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. The above table gives the ADC performance in 16-bit mode.
- 4. ADC clock frequency \leq 36 MHz, 2 V \leq V_{DDA} \leq 3.3 V, 1.6 V \leq V_{REF} \leq V_{DDA}, BOOSTEN (for I/O) = 1.
- 5. ENOB, SINAD, SNR and THD are specified for $V_{\rm DDA}$ = $V_{\rm REF}$ = 3.3 V.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion



being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.14 does not affect the ADC accuracy.




Figure 36. ADC accuracy characteristics (example for 12-bit resolution)

- Example of an actual transfer curve.
- 2. Ideal transfer curve.
- 3. End point correlation line.
- 4. E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.
 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.

 EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

577




Figure 37. Typical connection diagram using the ADC

- Refer to Table 85 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.



DS12556 Rev 6


General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 38 or Figure 39, depending on whether V_{RFF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

STM32 $V_{\mathsf{REF+}}{}^{(1)}$ 1 µF // 100 nF V_{DDA} 1 μF // 100 nF $V_{\text{SSA}}\!/\!V_{\text{REF+}}{}^{(1)}$ MSv50648V1

Figure 38. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

 V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .



 V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .

DS12556 Rev 6 164/336

6.3.21 DAC electrical characteristics

Table 87. DAC characteristics⁽¹⁾

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.8	3.3	3.6	
V _{REF+}	Positive reference voltage		_	1.80	-	V_{DDA}	V
V _{REF-}	Negative reference voltage		-	-	V _{SSA}	-	
В	Resistive Load	DAC output	connected to V _{SSA}	5	-	-	
R _L	Resistive Load	buffer ON	connected to V _{DDA}	25	-	-	kΩ
R _O ⁽²⁾	Output Impedance	DAC output	buffer OFF	10.3	13	16	
	Output impedance sample	DAC quitaut	V _{DD} = 2.7 V	-	-	1.6	
R _{BON}	and hold mode, output buffer ON	DAC output buffer ON	V _{DD} = 2.0 V	-	-	2.6	kΩ
	Output impedance sample	DAC output	V _{DD} = 2.7 V	-	-	17.8	
R _{BOFF}	and hold mode, output buffer OFF	buffer OFF	V _{DD} = 2.0 V	-	-	18.7	kΩ
C _L ⁽²⁾		DAC output	buffer OFF	-	-	50	pF
C _{SH} ⁽²⁾	Capacitive Load	Sample and	Hold mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT	DAC outpu	t buffer ON	0.2	-	V _{REF+} −0.2	V
2710_001	output	DAC output	buffer OFF	0	-	V _{REF+}	
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB, ±8LSB)	Normal mode, DAC output buffer OFF, ±1LSB C _L =10 pF		-	1.7 ⁽²⁾	2 ⁽²⁾	μs
t _{WAKEUP} (3)	Wakeup time from off state (setting the Enx bit in the DAC Control register) until the ±1LSB final value		AC output buffer pF, R _L = 5 kΩ	-	5	7.5	μs
V (2)	Middle code offset for 1	V _{REF+}	= 3.6 V	-	850	-	\/
V _{offset} ⁽²⁾	trim code step	V _{REF+}	= 1.8 V	-	425	-	μV



Table 87. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
		DAC output	No load, middle code (0x800)	-	360	-	
I _{DDA(DAC)} DAC quiescent consumption from V _{DDA}	DAC quiescent	buffer ON	No load, worst code (0xF1C)	-	490	-	
	DAC output buffer OFF	No load, middle/worst code (0x800)	-	20	-		
		Sample and Hold mode, C _{SH} =100 nF		-	360*T _{ON} / (T _{ON} +T _{OFF})	-	
		DAC output	No load, middle code (0x800)	-	170	-	μΑ
		buffer ON	No load, worst code (0xF1C)	-	170	-	
I _{DDV} (DAC)	DAC consumption from V _{REF+}	DAC output buffer OFF	No load, middle/worst code (0x800)	-	160	-	
			old mode, Buffer nF (worst code)	ı	170*T _{ON} / (T _{ON} +T _{OFF})	-	
			old mode, Buffer nF (worst code)	-	160*T _{ON} / (T _{ON} +T _{OFF})	-	

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.
- 3. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).

Table 88. DAC accuracy⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
DNI	Differential non	DAC output	DAC output buffer ON		±2	-	LSB
DNL	linearity ⁽²⁾	DAC output buffer OFF		-	±2	-	LOD
INL	Integral non linearity ⁽³⁾	DAC output buffer ON, $C_L \le 50 \text{ pF}$, $R_L \ge 5 \text{ k}\Omega$		-	±4	-	LSB
IINL	integral non ineanty.	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	±4	-	LOD
		DAC output buffer ON,	V _{REF+} = 3.6 V	-	-	±12	
Offset Offset error at code 0x800 (3)	$C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±25	LSB	
			buffer OFF, pF, no R _L	-	-	±8	



Table 88. DAC accuracy⁽¹⁾ (continued)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		1	-	±5	LSB
OffsetCal	Offset error at code 0x800 after factory	DAC output buffer ON,	V _{REF+} = 3.6 V	-	-	±5	LSB
Oliscidal	calibration	ibration $C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±7	LOD
Gain	Gain error ⁽⁵⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$		-	-	±1	%
Gaili	Gain end.		buffer OFF, pF, no R _L	-	-	±1	70
TUE	Total unadjusted error		buffer OFF, pF, no R _L	-	-	±12	LSB
SNR	Signal-to-noise ratio ⁽⁶⁾		r ON,C _L ≤ 50 pF, z, BW = 500 KHz	-	67.8	-	dB
SINAD	Signal-to-noise and distortion ratio ⁽⁶⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$, 1 kHz		-	67.5	-	dB
ENOB	Effective number of bits		t buffer ON, _ ≥ 5 kΩ , 1 kHz	-	10.9	-	bits

^{1.} Guaranteed by characterization.



^{2.} Difference between two consecutive codes minus 1 LSB.

^{3.} Difference between the value measured at Code i and the value measured at Code i on a line drawn between Code 0 and last Code 4095.

^{4.} Difference between the value measured at Code (0x001) and the ideal value.

Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when the buffer is OFF, and from code giving 0.2 V and (V_{REF+} - 0.2 V) when the buffer is ON.

^{6.} Signal is -0.5dBFS with $F_{sampling}$ =1 MHz.

Buffered/Non-buffered DAC

| 12-bit | digital to | analog | converter | C | L | ai17157V3

Figure 40. 12-bit buffered /non-buffered DAC

6.3.22 Voltage reference buffer characteristics

Table 89. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit
			VSCALE = 000	2.8	3.3	3.6	
		Normal mode	VSCALE = 001	2.4	-	3.6	
		Normal mode	VSCALE = 010	2.1	-	3.6	
\/	Analog aunnhy valtaga		VSCALE = 011	1.8	-	3.6	
V_{DDA}	Analog supply voltage	alog supply voltage	VSCALE = 000	1.62	-	2.80	
		Degraded mode	VSCALE = 001	1.62	-	2.40	
		Degraded mode	VSCALE = 010	1.62	-	2.10	
				VSCALE = 011	1.62	-	1.80
			VSCALE = 000	-	2.5	-	
		Normal mode	VSCALE = 001	-	2.048	-	V
		Normal mode	VSCALE = 010	-	1.8	-	
			VSCALE = 011	-	1.5	-	
V _{REFBUF}	Voltage Reference Buffer Output		VSCALE = 000	V _{DDA} - 150 mV	-	V _{DDA}	
_OUT	Buller Output	Degraded mode ⁽²⁾	VSCALE = 001	V _{DDA} - 150 mV	-	V _{DDA}	
		Degraded mode.	VSCALE = 010	V _{DDA} - 150 mV	-	V _{DDA}	
			VSCALE = 011	V _{DDA} - 150 mV	-	V _{DDA}	
TRIM	Trim step resolution	-	-	-	±0.05	±0.2	%
C _L	Load capacitor	-	-	0.5	1	1.50	uF



The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Conditions Symbol Min **Parameter** Тур Max Unit **Equivalent Serial** 2 esr Ω Resistor of C_I Static load current I_{load} 4 mΑ $I_{load} = 500 \mu A$ 200 $2.8 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ Line regulation ppm/V I_{line_reg} $I_{load} = 4 \text{ mA}$ 100 ppm/ Normal Mode I_{load_reg} Load regulation $500 \mu A \le I_{LOAD} \le 4 mA$ 50 mΑ $\mathsf{T}_{\mathsf{coeff}}$ ppm/ -40 °C < T_J < +125 °C Temperature coefficient T_{coeff} xV_{REFINT} °С + 75 DC 60 **PSRR** dB Power supply rejection 100KHz 40 $C_1 = 0.5 \mu F$ 300 $C_1 = 1 \mu F$ Start-up time 500 μs t_{START} $C_L=1.5 \mu F$ 650 Control of maximum DC current drive on 8 $\mathsf{m}\mathsf{A}$ I_{INRUSH} V_{REFBUF_OUT} during startup phase⁽³⁾ $I_{LOAD} = 0 \mu A$ 15 25 **VREFBUF** I_{DDA(VRE} consumption from $I_{LOAD} = 500 \mu A$ 30 μΑ FBUF) V_{DDA} $I_{LOAD} = 4 \text{ mA}$

Table 89. VREFBUF characteristics⁽¹⁾ (continued)

6.3.23 Temperature sensor characteristics

Table 90. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	-	3	°C
Avg_Slope ⁽²⁾	Average slope	-	2	1	mV/°C
V ₃₀ ⁽³⁾	Voltage at 30°C ± 5 °C	-	0.62	-	V
t _{start_run} (1)	Startup time in Run mode (buffer startup)	-	-	25.2	116
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	9	-	-	μs
I _{sens} ⁽¹⁾	Sensor consumption	-	0.18	0.31	
I _{sensbuf} ⁽¹⁾	Sensor buffer consumption	-	3.8	6.5	μA

^{1.} Guaranteed by design.



^{1.} Guaranteed by design.

^{2.} In degraded mode, the voltage reference buffer cannot accurately maintain the output voltage (V_{DDA}-drop voltage).

^{3.} To properly control VREFBUF I_{INRUSH} current during the startup phase and the change of scaling, V_{DDA} voltage should be in the range of 1.8 V-3.6 V, 2.1 V-3.6 V, 2.4 V-3.6 V and 2.8 V-3.6 V for VSCALE = 011, 010, 001 and 000, respectively.

- 2. Guaranteed by characterization.
- 3. Measured at V_{DDA} = 3.3 V \pm 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.

Table 91. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	Temperature sensor raw data acquired value at 30 °C, V_{DDA} =3.3 V	0x1FF1 E820 -0x1FF1 E821
TS_CAL2	Temperature sensor raw data acquired value at 110 °C, V _{DDA} =3.3 V	0x1FF1 E840 - 0x1FF1 E841

Temperature and V_{BAT} monitoring 6.3.24

Table 92. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	26	-	ΚΩ
Q	Ratio on V _{BAT} measurement	-	4	-	-
Er ⁽¹⁾	Error on Q	-10	-	+10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading V _{BAT} input	9	-	-	μs
V _{BAThigh}	High supply monitoring	ı	3.55	-	V
V _{BATIow}	Low supply monitoring	-	1.36	-	V

^{1.} Guaranteed by design.

Table 93. V_{BAT} charging characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
D.	Rattery charging resistor	VBRS in PWR_CR3= 0	-	5	-	ΚΩ
R _{BC} Battery charging resistor	VBRS in PWR_CR3= 1		1.5	-	1777	

Table 94. Temperature monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
TEMP _{high}	High temperature monitoring	-	117	-	Ç
TEMP _{low}	Low temperature monitoring	-	- 25	-	C





6.3.25 Voltage booster for analog switch

Table 95. Voltage booster for analog switch characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V_{DD}	Supply voltage	-	1.62	2-6	3.6	٧
t _{SU(BOOST)}	Booster startup time	-	-	-	50	μs
1	Booster consumption	1.62 V ≤ V _{DD} ≤ 2.7 V	-	-	125	uА
IDD(BOOST)	Dooster Consumption	2.7 V < V _{DD} < 3.6 V	-	-	250	μΑ

^{1.} Guaranteed by characterization results.



Comparator characteristics 6.3.26

Table 96. COMP characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
V _{DDA}	Analog supply voltage		-	1.62	3.3	3.6		
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V	
V _{BG} ⁽²⁾	Scaler input voltage		-	Refe	er to V _{RI}	EFINT		
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV	
1	Scaler static consumption	BRG_EN=	BRG_EN=0 (bridge disable)		0.2	0.3		
IDDA(SCALER)	from V _{DDA}	BRG_EN=	1 (bridge enable)	-	8.0	1	μA	
t _{START_SCALER}	Scaler startup time		-	-	140	250	μs	
	Comparator startup time to	High-	speed mode	-	2	5		
t _{START}	each propagation delay	Med	dium mode	-	5	20	μs	
	specification		w-power mode	-	15	80		
	Propagation delay for	High-	speed mode	-	50	80	ns	
	200 mV step with 100 mV	Medium mode		-	0.5	1.2		
	overdrive	Ultra-low-power mode		-	2.5	7	μs	
	Propagation delay for step	High-speed mode		-	50	120	ns	
	> 200 mV with 100 mV overdrive only on positive	Medium mode		-	0.5	1.2		
	inputs	Ultra-lo	Ultra-low-power mode		2.5	7	μs	
V _{offset}	Comparator offset error	Full comr	non mode range	-	±5	±20	mV	
		No	hysteresis	-	0	-		
	0	Low	hysteresis	-	10	-	\/	
V _{hys}	Comparator hysteresis	Mediu	ım hysteresis	-	20	-	mV	
		High	n hysteresis	-	30	-		
			Static	-	400	600		
		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	800	-	nA	
			Static	-	5	7		
I _{DDA} (COMP)	DMP) Comparator consumption from V _{DDA} Medium mode	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-		
			Static	-	70	100	μA 0	
		High-speed mode		-	75	-		

^{1.} Guaranteed by design, unless otherwise specified.



^{2.} Refer to Table 26: Embedded reference voltage.

6.3.27 Operational amplifier characteristics

Table 97. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage Range	-	2	3.3	3.6	V
CMIR	Common Mode Input Range	-	0	-	V _{DDA}	V
		25°C, no load on output	-	-	±1.5	
VI _{OFFSET}	Input offset voltage	All voltages and temperature, no load	-	-	±2.5	mV
ΔVI _{OFFSET}	Input offset voltage drift	-	-	±3.0	-	μV/°C
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1*V _{DDA})	-	-	1.1	1.5	- mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9*V _{DDA})	-	-	1.1	1.5	- IIIV
I _{LOAD}	Drive current	-	-	-	500	μА
I _{LOAD_PGA}	Drive current in PGA mode	-	-	-	270	
C _{LOAD}	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	80	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{pf} / $ $R_{LOAD} \ge 4 \text{ k}\Omega^{(2)} \text{ at 1 kHz,}$ $V_{com} = V_{DDA} / 2$	50	66	-	dB
GBW	Gain bandwidth for high supply range	-	4	7.3	12.3	MHz
ep.	Slew rate (from 10% and	Normal mode	-	3	-	\//uo
SR	90% of output voltage)	High-speed mode	-	30	-	V/µs
AO	Open loop gain	-	59	90	129	dB
φm	Phase margin	-	ı	55	-	٥
GM	Gain margin	-	-	12	-	dB



Table 97. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
V _{OHSAT}	High saturation voltage		x or R _{LOAD} =min ⁽²⁾ , put at V _{DDA}	V _{DDA} −100 mV	-	-	mV
V _{OLSAT}	Low saturation voltage	I _{load} =max	x or R _{LOAD} =min ⁽²⁾ , nput at 0 V	-	-	100	
	Wake up time from OFF	Normal mode	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega^{(2)}$, follower configuration	-	0.8	3.2	lie.
t _{WAKEUP}	state	High speed	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega^{(2)}$, follower configuration	-	0.9	2.8	- μs
			-	-	2	-	-
	Non inverting gain value		-	-	4	-	-
	Two inverting gain value			-	8	-	-
PGA gain		-		-	16	-	-
1 O/ (guii)		- - -		-	-1	-	-
	Inverting gain value			-	-3	-	-
				-	-7	-	-
		-		-	-15	-	-
		PGA Gain=2		-	10/10	-	
	R2/R1 internal resistance	PGA Gain=4		-	30/10	-	
	values in non-inverting PGA mode ⁽³⁾	PGA Gain=8		-	70/10	-	
		PGA Gain=16		-	150/10	-	kΩ/
R _{network}		P	GA Gain=-1	-	10/10	-	kΩ
	R2/R1 internal resistance	P	GA Gain=-3	-	30/10	_	
	values in inverting PGA mode ⁽³⁾	P	GA Gain=-7	_	70/10		-
		PGA Gain=-15		-	150/10	-	-
Delta R	Resistance variation (R1 or R2)	-		-15	-	15	%
			Gain=2	-	GBW/2	-	
DCA DVA	PGA bandwidth for		Gain=4	-	GBW/4	-	MHz
PGA BW	different non inverting gain		Gain=8	-	GBW/8	N/8 -	
		Gain=16		-	GBW/16	-	1

Table 97. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
en \	Voltage noise density –	at 1 KHz output loaded	-	140	-	nV/√	
		at 10 KHz	with 4 kΩ	-	55	-	Hz
	OPAMP consumption from	Normal mode	no Load, quiescent mode, follower	-	570	1000	^
I _{DDA(OPAMP)}	V_{DDA}	High- speed mode		-	610	1200	μΑ

^{1.} Guaranteed by design, unless otherwise specified.



^{2.} $\ensuremath{R_{LOAD}}$ is the resistive load connected to VSSA or to VDDA.

^{3.} R2 is the internal resistance between the OPAMP output and th OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

6.3.28 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 98* for DFSDM are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (DFSDMx CKINx, DFSDMx DATINx, DFSDMx CKOUT for DFSDMx).

Table 98. DFSDM measured timing - 1.62-3.6 V⁽¹⁾

Symbol	Parameter	Condi	tions	Min	Тур	Max	Unit
f _{DFSDMCLK}	DFSDM clock	1.62 V < V _E	_{OD} < 3.6 V	-	-	250	
		SPI mode (SIT External clo (SPICKSEI 1.62 V < V _E	ock mode _[1:0]=0),	-	-	20 (f _{DFSDMCLK} /4)	
		SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 2.7 < V _{DD} < 3.6 V		-	-	20 (f _{DFSDMCLK} /4)	
f _{CKIN} (1/T _{CKIN})	Input clock frequency	·		-	-	20 (f _{DFSDMCLK} /4)	MHz
				-	-	20 (f _{DFSDMCLK} /4)	
fскоит	Output clock frequency	1.62 < V _{DI}	1.62 < V _{DD} < 3.6 V		-	20	
DuCy	Output clock	160 - 1/2 - 2001	Even division, CKOUTDIV[7:0] = 1, 3, 5	45	50	55	%
DuCy _{CKOUT}	frequency duty cycle	1.62 < V _{DD} < 3.6 V	Odd division, CKOUTDIV[7:0] = 2, 4, 6	(((n/2+1)/(n+1))* 100)–5	(((n/2+1)/(n+1)) *100)	(((n/2+1)/(n+1))* 100)+5	%

DS12556 Rev 6 176/336



Table 98. DFSDM measured timing - 1.62-3.6 V⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{wh(CKIN)}	Input clock high and low time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), $1.62 < V_{DD} < 3.6 V$	T _{CKIN} /2 - 0.5	T _{CKIN} /2	-	
t _{su}	Data input setup time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V	4	-	-	
t _h	Data input hold time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V	0.5	-	-	ns
T _{Manchester}	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0]=2,3), Internal clock mode (SPICKSEL[1:0]≠0), 1.62 < V _{DD} < 3.6 V	(CKOUTDIV+1) * T _{DFSDMCLK}	-	(2*CKOUTDIV) * T _{DFSDMCLK}	

^{1.} Guaranteed by characterization results.



DFSDM_CKINy (SPICKSEL=0) SPI timing : SPICKSEL = 0 DFSDM_DATINy SITP = 00 SPICKSEL=3 DFSDM_CKOUT SPICKSEL=2 SPI timing: SPICKSEL = 1, 2, 3 SPICKSEL=1 DFSDM_DATINy SITP = 0 SITP = 2 DFSDM_DATINy Manchester timing SITP = 3 recovered clock 0 recovered data . MS30766V2

Figure 41. Channel transceiver timing diagrams



6.3.29 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 99* for DCMI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- DCMI_PIXCLK polarity: falling
- DCMI VSYNC and DCMI HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Table 99. DCMI characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio DCMI_PIXCLK/f _{rcc_c_ck}	-	0.4	-
DCMI_PIXCLK	Pixel clock input	-	80	MHz
D _{Pixel}	Pixel clock input duty cycle	30	70	%
t _{su(DATA)}	Data input setup time	1	-	
t _{h(DATA)}	Data input hold time	1	-	
$t_{su(HSYNC)} \ t_{su(VSYNC)}$	DCMI_HSYNC/DCMI_VSYNC input setup time	1.5	1	ns
t _{h(HSYNC)} t _{h(VSYNC)}	DCMI_HSYNC/DCMI_VSYNC input hold time	1	-	

^{1.} Guaranteed by characterization results.

1/DCMI PIXCLK DCMI_PIXCLK $t_{h(HSYNC)}$ t_{su(HSYNC)} DCMI_HSYNC t_{su(VSYNC)} DCMI_VSYNC DATA[0:13] MS32414V2

Figure 42. DCMI timing diagram

6.3.30 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 100* for LCD-TFT are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- LCD_CLK polarity: high
- LCD_DE polarity: low
- LCD_VSYNC and LCD_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled

Table 100. LTDC characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
_	LTDC clock output frequency	2.7 V < V _{DD} < 3.6 V, 20 pF	-	150	
f _{CLK}	LTDC clock output frequency	2.7 V < V _{DD} < 3.6 V	-	133	MHz
		1.62 V < V _{DD} < 3.6 V	-	90	
D _{CLK}	LTDC clock output duty cycle	-	45	55	%
t _{w(CLKH),} t _{w(CLKL)}	Clock High time, low time		t _{w(CLK)} /2-0.5	t _{w(CLK)} /2+0.5	
t _{v(DATA)}	Data output valid time		-	0.5	
t _{h(DATA)}	Data output hold time		0	-	
$t_{v(\text{HSYNC}),}\\t_{v(\text{VSYNC}),}\\t_{v(\text{DE})}$	HSYNC/VSYNC/DE output valid time		-	0.5	ns
$\begin{array}{c} t_{h(\text{HSYNC}),} \\ t_{h(\text{VSYNC})}, \\ t_{h(\text{DE})} \end{array}$	HSYNC/VSYNC/DE output hold time		0.5	-	

^{1.} Guaranteed by characterization results.






Figure 43. LCD-TFT horizontal timing diagram





6.3.31 Timer characteristics

The parameters given in Table 101 are guaranteed by design.

Refer to Section 6.3.15: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 101. TIMx characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
t	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 200 MHz	1	-	t _{TIMxCLK}
^T res(TIM)	Timer resolution time	AHB/APBx prescaler>4, f _{TIMxCLK} = 100 MHz	1	-	t _{TIMxCLK}
f _{EXT}	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 200 MHz	0	f _{TIMxCLK} /2	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t _{TIMxCLK}

^{1.} TIMx is used as a general term to refer to the TIM1 to TIM17 timers.

47/

^{2.} Guaranteed by design.

^{3.} The maximum timer frequency on APB1 or APB2 is up to 200 MHz, by setting the TIMPRE bit in the RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = $4x F_{rcc_pclkx_d2}$.

6.3.32 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual revision 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I²C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0433 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below:

	TUDIC TOE		ci_ck frequency ii	Tuni o moues	
Symbol	Parameter	Con	dition	Min	Unit
		Standard-mode		2	
		Fast-mode	Analog filter ON DNF=0	8	
f(I2CCLK)	I2CCLK frequency	LK	Analog filter OFF DNF=1	9	MHz
		East made Plus	Analog filter ON DNF=0	17	
		Fast-mode Plus Analog filter OFF DNF=1	16		

Table 102. Minimum i2c ker ck frequency in all I²C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but still present.
- The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C_{load} supported in Fm+, which is given by these formulas:

$$t_{r(SDA/SCL)}$$
=0.8473xR_pxC_{load}

 $R_{p(min)} = (V_{DD} - V_{OL(max)})/I_{OL(max)}$

Where R_p is the I2C lines pull-up. Refer to *Section 6.3.15: I/O port characteristics* for the I2C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to *Table 103* for the analog filter characteristics:

Table 103. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{\text{AF}(\text{min})}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered.



DS12556 Rev 6 183/336

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 104* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when VDD ≤ 2.7 V

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 104. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode 1.62 V≤V _{DD} ≤3.6 V			90	
		Master mode 2.7 V≤V _{DD} ≤3.6 V SPI1,2,3			133	
		Master mode 2.7 V≤V _{DD} ≤3.6 V SPI4,5,6			100	
f _{SCK}	SPI clock frequency	Slave receiver mode 1.62 V≤V _{DD} ≤3.6 V SPI1,2,3	-	-	150	MHz
		Slave receiver mode 1.62 V≤V _{DD} ≤3.6 V SPI4,5,6			100	
		Slave mode transmitter/full duplex 2.7 V≤V _{DD} ≤3.6 V			31	
		Slave mode transmitter/full duplex 1.62 V≤V _{DD} ≤3.6 V			25	
t _{su(NSS)}	NSS setup time	Slave mode	2	-	-	
t _{h(NSS)}	NSS hold time	Siave mode	1	-	-	ns
t _{w(SCKH)} , t _{w(SCKL)}	SCK high and low time	Master mode	T _{PLCK} - 2	T _{PLCK}	T _{PLCK} + 2	




Table 104. SPI dynamic characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(MI)}	Data input actus time	Master mode	2	-	-	
t _{su(SI)}	Data input setup time	Slave mode	2	-	-	
t _{h(MI)}	Data input hold time	Master mode	1	-	-	
t _{h(SI)}	Data input hold time	Slave mode	1	-	-	
t _{a(SO)}	Data output access time	Slave mode	9	13	27	
t _{dis(SO)}	Data output disable time	Slave mode	0	1	5	ns
+		Slave mode, 2.7 V≤V _{DD} ≤3.6 V	-	11.5	16	
t _{v(SO)}	Data output valid time	Slave mode 1.62 V≤V _{DD} ≤3.6 V	-	13	20	
t _{v(MO)}		Master mode	-	1	3	
t _{h(SO)}	Data output hold time	Slave mode, 1.62 V≤V _{DD} ≤3.6 V	9	-	-	
t _{h(MO)}	Data output noid time	Master mode	0	-	-	

^{1.} Guaranteed by characterization results.

Figure 45. SPI timing diagram - slave mode and CPHA = 0







Figure 46. SPI timing diagram - slave mode and CPHA = $1^{(1)}$

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.



1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

47/

I²S interface characteristics

Unless otherwise specified, the parameters given in *Table 105* for the I^2S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 105. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256x8K	256F _S	MHz
f	I2S clock frequency	Master data	-	64F _S	MHz
f _{CK}	125 Clock frequency	Slave data	-	64F _S	IVITIZ
t _{v(WS)}	WS valid time	Master mode	-	3.5	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	1	-	
t _{h(WS)}	WS hold time	Slave mode	1	-	
t _{su(SD_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	no
t _{h(SD_MR)}	Data input hold time	Master receiver	4	-	ns
t _{h(SD_SR)}	Data input hold time	Slave receiver	2	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	20	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	3	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	9	-	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	0	-	

^{1.} Guaranteed by characterization results.






Figure 48. I²S slave timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 49. I²S master timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 106* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 106. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	SAI Main clock output	-	256 x 8K	256xFs	MHz
	SAI clock frequency ⁽²⁾	Master data: 32 bits	-	128xFs ⁽³⁾	MHz
F _{CK}	SAI Clock frequency.	Slave data: 32 bits	-	128xFs	IVIITZ
	FS valid time	Master mode 2.7≤VDD≤3.6V	-	- 15	
t _{v(FS)}	rs valid tille	Master mode 1.71≤VDD≤3.6V	-	20	
t _{su(FS)}	FS setup time	Slave mode	7	-	
	FS hold time	Master mode	1	-	ns
t _{h(FS)}	rs noid time	Slave mode	1	-	
t _{su(SD_A_MR)}	Data input setup time	Master receiver	0.5	-	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	3.5	-	
t _{h(SD_B_SR)}	Data iriput riolu time	Slave receiver	2	-	
	Data output valid time	Slave transmitter (after enable edge) 2.7≤V _{DD} ≤3.6V	-	17	
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.62≤V _{DD} ≤3.6V	-	20	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	7	-	
	Data output valid time	Master transmitter (after enable edge) 2.7≤V _{DD} ≤3.6V	-	17	ns
t _{v(SD_A_MT)}	Data Output vallu time	Master transmitter (after enable edge) 1.62≤V _{DD} ≤3.6V	-	20	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	7.55	-	

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.
- 3. With F_S =192 kHz.



DS12556 Rev 6

189/336





Figure 50. SAI master timing waveforms





MDIO characteristics

Table 107. MDIO Slave timing parameters

Symbol	Parameter	Min	Тур	Max	Unit
F _{sDC}	Management data clock	-	-	40	MHz
t _{d(MDIO)}	Management data input/output output valid time	7	8	20	
t _{su(MDIO)}	Management data input/output setup time	4	-	-	ns
t _{h(MDIO)}	Management data input/output hold time	1	-	-	

The MDIO controller is mapped on APB2 domain. The frequency of the APB bus should at least 1.5 times the MDC frequency: $F_{PCLK2} \ge 1.5 * F_{MDC}$.




Figure 52. MDIO Slave timing diagram

SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 108* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- I/O compensation cell enabled
- HSLV activated when VDD ≤ 2.7 V

Refer to *Section 6.3.15: I/O port characteristics* for more details on the input/output characteristics.

Table 108. Dynamic characteristics: SD / MMC characteristics, V_{DD} = 2.7 to 3.6 $V^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f_{PP}	Clock frequency in data transfer mode	-	0	-	125	MHz		
t _{W(CKL)}	Clock low time	f _{PP} =50 MHz	9.5	10.5	-	ns		
t _{W(CKH)}	Clock high time	1pp =30 W112	8.5	9.5	-	115		
CMD, D inp	CMD, D inputs (referenced to CK) in MMC and SD HS/SDR/DDR mode							
t _{ISU}	Input setup time HS		3	-	-			
t _{IH}	Input hold time HS	f _{PP} ≥ 50 MHz	0.5	-	-	ns		
t _{IDW} ⁽³⁾	Input valid window (variable window)		3	-	-			
CMD, D out	CMD, D outputs (referenced to CK) in MMC and SD HS/SDR/DDR mode							
t _{OV}	Output valid time HS	f > 50 MUz	-	3.5	5	no		
t _{OH}	Output hold time HS	f _{PP} ≥ 50 MHz	2	-	-	ns		



Table 108. Dynamic characteristics: SD / MMC characteristics, V_{DD} = 2.7 to 3.6 $V^{(1)(2)}$

				, 00		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
CMD, D inp	outs (referenced to CK) in SD default r	node				•
t _{ISUD}	Input setup time SD	f _05 MH=	3	-	-	
t _{IHD}	Input hold time SD	f _{PP} =25 MHz	0.5	-	-	ns
CMD, D ou	tputs (referenced to CK) in SD default	mode				
t _{OVD}	Output valid default time SD	f =25 MU=	-	1	2	
t _{OHD}	Output hold default time SD	f _{PP} =25 MHz	0	-	-	ns

^{1.} Guaranteed by characterization results.

Table 109. Dynamic characteristics: eMMC characteristics, V_{DD} = 1.71 to 1.9 $V^{(1)(2)}$

			, 0				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f_{PP}	Clock frequency in data transfer mode	-	0	-	120	MHz	
t _{W(CKL)}	Clock low time	f _{PP} =50 MHz	9.5	10.5	-	ns	
t _{W(CKH)}	Clock high time	IPP -30 MINZ	8.5	9.5	-	115	
CMD, D inp	CMD, D inputs (referenced to CK) in eMMC mode						
t _{ISU}	Input setup time HS		2.5	-	-		
t _{IH}	Input hold time HS	f _{PP} ≥ 50 MHz	1	-	-	ns	
t _{IDW} ⁽³⁾	Input valid window (variable window)		3.5	-	-		
CMD, D ou	CMD, D outputs (referenced to CK) in eMMC mode						
t _{OV}	Output valid time HS	f > 50 MHz	-	5	7	no	
t _{OH}	Output hold time HS	f _{PP} ≥ 50 MHz	3	-	-	ns	

^{1.} Guaranteed by characterization results.



^{2.} Above 100 MHz, $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

^{2.} $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

CK
D, CMD
(output)
D, CMD
(input)
D, CMD

Figure 53. SDIO high-speed mode

Figure 54. SD default mode





Figure 55. DDR mode



CAN (controller area network) interface

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).



USB OTG FS characteristics

The USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{DD33USB}	USB transceiver operating voltage	-	3.0 ⁽¹⁾	-	3.6	V
R _{PUI}	Embedded USB_DP pull-up value during idle	-	900	1250	1600	
R _{PUR}	Embedded USB_DP pull-up value during reception	-	1400	2300	3200	Ω
Z _{DRV}	Output driver impedance ⁽²⁾	Driver high and low	28	36	44	

Table 110. USB OTG_FS electrical characteristics

USB OTG_HS characteristics

Unless otherwise specified, the parameters given in *Table 111* for ULPI are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Symbol Parameter Conditions Unit Min Тур Max Control in (ULPI_DIR, ULPI_NXT) setup time 0.5 t_{SC} Control in (ULPI DIR, ULPI NXT) hold time 6.5 t_{HC} t_{SD} Data in setup time 2.5 Data in hold time 0 t_{HD} $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ 6.5 8.5 $C_{L} = 20 \text{ pF}$ Data/control output delay t_{DC}/t_{DD} 13 6.5 $1.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$

 $C_1 = 15 pF$

Table 111. Dynamic characteristics: USB ULPI⁽¹⁾

^{1.} The USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7 to 3.0 V voltage range.

^{2.} No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

^{1.} Guaranteed by characterization results.




Figure 56. ULPI timing diagram

Ethernet characteristics

Unless otherwise specified, the parameters given in *Table 112*, *Table 113* and *Table 114* for SMI, RMII and MII are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.

Table 112 gives the list of Ethernet MAC signals for the SMI and *Figure 57* shows the corresponding timing diagram.

Table 112. Dynamics characteristics: Ethernet MAC signals for SMI⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
t_{MDC}	MDC cycle time(2.5 MHz)	400	400	403	
T _{d(MDIO)}	Write data valid time	1	1.5	3	ne
t _{su(MDIO)}	Read data setup time	8	-	-	ns
t _{h(MDIO)}	Read data hold time	0	-	-	

1. Guaranteed by characterization results.






Figure 57. Ethernet SMI timing diagram

Table 113 gives the list of Ethernet MAC signals for the RMII and Figure 58 shows the corresponding timing diagram.

Table 113. Dynamics characteristics: Ethernet MAC signals for RMII⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
$t_{su(RXD)}$	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	3	-	-	
t _{su(CRS)}	Carrier sense setup time	2.5	-	-	ne
t _{ih(CRS)}	Carrier sense hold time	2	-	-	ns
$t_{d(TXEN)}$	Transmit enable valid delay time	4	4.5	7	
t _{d(TXD)}	Transmit data valid delay time	7	7.5	11.5	

^{1.} Guaranteed by characterization results.

RMII_REF_CLK $t_{d(TXEN)}$ t_d(TXD) RMII TX EN RMII_TXD[1:0] tsu(RXD) tih(RXD) tih(CRS) tsu(CRS) RMII_RXD[1:0] RMII_CRS_DV ai15667b

Figure 58. Ethernet RMII timing diagram


Table 114 gives the list of Ethernet MAC signals for MII and Figure 59 shows the corresponding timing diagram.



Symbol	Parameter	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	3	-	-	
t _{su(DV)}	Data valid setup time	1.5	-	-	
t _{ih(DV)}	Data valid hold time	1	-	-	ns
t _{su(ER)}	Error setup time	1.5	-	-	115
t _{ih(ER)}	Error hold time	0.5	-	-	
t _{d(TXEN)}	Transmit enable valid delay time	4.5	6.5	11	
t _{d(TXD)}	Transmit data valid delay time	7	7.5	15	

Table 114. Dynamics characteristics: Ethernet MAC signals for MII⁽¹⁾

^{1.} Guaranteed by characterization results.



6.3.33 JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in *Table 115* and *Table 116* for JTAG/SWD are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 0x10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output characteristics.



Table 115. Dynamics JTAG characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}		2.7 V <v<sub>DD< 3.6 V</v<sub>	-	-	37	
1/t _{c(TCK)}	T _{CK} clock frequency	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	-	27.5	MHz
ti _{su(TMS)}	TMS input setup time	-	2	-	-	
ti _{h(TMS)}	TMS input hold time	-	1	-	-	
ti _{su(TDI)}	TDI input setup time	-	1.5	-	-	
ti _{h(TDI)}	TDI input hold time	-	1	-	-	ns
+	TDO output	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	8	13.5	
t _{ov (TDO)}	valid time	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	8	18	
t _{oh(TDO)}	TDO output hold time	-	7	-	-	

^{1.} Guaranteed by characterization results.

Table 116. Dynamics SWD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}	01410114	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	-	71	
1/t _{c(SWCLK)}	SWCLK clock frequency	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	-	55.5	MHz
t _{isu(SWDIO)}	SWDIO input setup time	-	2.5	-	-	
t _{ih(SWDIO)}	SWDIO input hold time	-	1	-	-	
4	SWDIO output valid	2.7 V <v<sub>DD< 3.6 V</v<sub>	-	8.5	14	ns
t _{ov} (SWDIO)	time	1.62 V <v<sub>DD< 3.6 V</v<sub>	-	8.5	18	
t _{oh(SWDIO)}	SWDIO output hold time	-	8	-	-	

^{1.} Guaranteed by characterization results.



SWCLK

SWDIO
(receive)

SWDIO
(transmit)

Figure 61. SWD timing diagram

took(SWCLK)

took(SWDIO)

took(SWDIO)

MSv40459V1

7 Electrical characteristics (rev V)

7.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

7.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with an junction temperature at $T_J = 25\,^{\circ}\text{C}$ and $T_J = T_{Jmax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

7.1.2 Typical values

Unless otherwise specified, typical data are based on T_J = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

7.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

7.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 62.

7.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 63*.



7.1.6 Power supply scheme

 $V_{D\underline{D50}USB}$ $V_{DD33USB}$ USB V_{SS} IOs USB V_{DDLDO} regulator Core domain (V_{CORE}) Voltage regulator D3 domain (System shifter D1 domain logic, EXTI, D2 domain (CPU, peripherals, 10 IOs (peripherals, RAM) Peripherals, Level logic RAM) RAM) Flash VDD domain HSI, LSI, CSI, HSI48, HSE, PLLs **VBAT** Backup domain charging Backup V_{BAT} V_{BAT} 1.2 to 3.6V regulator Power switch LSE, RTC, Wakeup logic, Backup backup BKUP Ю RAM registers, IOs logic Reset V_{REF} V_{DDA} V_{SS} Analog domain REF BUF ADC, DAC OPAMP, V_{REF^+} Comparator V_{REF} MSv46116V5

Figure 64. Power supply scheme

- 1. N corresponds to the number of VDD pins available on the package.
- 2. A tolerance of +/- 20% is acceptable on decoupling capacitors.

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the



device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

7.1.7 Current consumption measurement

IDD_VBAT_VBAT_VDD_VDD_VDDA

Figure 65. Current consumption measurement scheme

7.2 Absolute maximum ratings

202/336

Stresses above the absolute maximum ratings listed in *Table 117: Voltage characteristics*, *Table 118: Current characteristics*, and *Table 119: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbols	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDLDO} , V_{DDA} , $V_{DD33USB}$, V_{BAT})	-0.3	4.0	V
	Input voltage on FT_xxx pins	V _{SS} -0.3	$\begin{array}{c} \text{Min}(\text{V}_{\text{DD}},\text{V}_{\text{DDA}},\\ \text{V}_{\text{DD33USB}},\text{V}_{\text{BAT}})\\ +4.0^{(3)(4)} \end{array}$	>
V _{IN} ⁽²⁾	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	V
	Input voltage on BOOT0 pin	V_{SS}	9.0	V
	Input voltage on any other pins	V _{SS} -0.3	4.0	V
$ \Delta V_{DDX} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins	-	50	mV

Table 117. Voltage characteristics (1)

DS12556 Rev 6

All main power (V_{DD}, V_{DDA}, V_{DD33USB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 154: I/O current injection susceptibility* for the maximum allowed injected current values.

- This formula has to be applied on power supplies related to the IO structure described by the pin definition table
- 4. To sustain a voltage higher than 4V the internal pull-up/pull-down resistors must be disabled.

Table 118. Current characteristics

Symbols	Ratings		Unit
ΣIV_{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	620	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾		
IV _{DD}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾		
I _{IO}	Output current sunk by any I/O and control pin		
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	140	mA
ΣΙ _(PIN)	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	140	
I _{INJ(PIN)} (3)(4)	Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5	-5/+0	
	Injected current on PA4, PA5	-0/0	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}, V_{DD33USB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 117: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ∑I_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 119. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG} Storage temperature range		- 65 to +150	°C
T _J	Maximum junction temperature	125	C



7.3 **Operating conditions**

7.3.1 **General operating conditions**

Table 120. General operating conditions

Symbol	Parameter	Operating conditions	Min	Тур	Max	Unit
V _{DD}	Standard operating voltage	-	1.62 ⁽¹⁾	-	3.6	V
V _{DDLDO}	Supply voltage for the internal regulator	V _{DDLDO} ≤ V _{DD}	1.62 ⁽¹⁾	-	3.6	
\/	Standard operating voltage, USB	USB used	3.0	-	3.6	
V _{DD33USB}	domain	USB not used	0	-	3.6	
		ADC or COMP used	1.62	-		
		DAC used	1.8	-		
.,		OPAMP used	2.0	-		
V_{DDA}	Analog operating voltage	VREFBUF used	1.8	-	3.6	
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0	-		V
		TT_xx I/O	-0.3	-	V _{DD} +0.3	
		воото	0	-	9	
V _{IN}	I/O Input voltage	All I/O except BOOT0 and TT_xx	-0.3	-	Min(V _{DD} , V _{DDA} , V _{DD33USB}) +3.6V < 5.5V ⁽²⁾⁽³⁾	
		VOS3 (max frequency 200 MHz)	0.95	1.0	1.26	
	Internal regulator ON (LDO)	VOS2 (max frequency 300 MHz)	1.05	1.10	1.26	
	internal regulator ON (LDO)	VOS1 (max frequency 400 MHz)	1.15	1.20	1.26	
		VOS0 ⁽⁴⁾ (max frequency 480 MHz ⁽⁵⁾)	1.26	1.35	1.40	
		VOS3 (max frequency 200 MHz)	0.98	1.03	1.26	
V _{CORE}	Regulator OFF: external V _{CORE}	VOS2 (max frequency 300 MHz)	1.08	1.13	1.26	V
	voltage must be supplied from external regulator on two VCAP pins	VOS1 (max frequency 400 MHz)	1.17	1.23	1.26	
		VOS0 (max frequency 480 MHz ⁽⁵⁾)	1.37	1.38	1.40	



Table 120. General operating conditions (continued)

Symbol	Parameter	Operating conditions	Min	Тур	Max	Unit
		VOS3	-	-	200	
£	Arm [®] Cortex [®] -M7 clock frequency	VOS2	-	-	300	
f _{CPU}	Arm Cortex - M7 Clock frequency	VOS1	-	-	400	
		VOS0	-	-	480 ⁽⁵⁾	
		VOS3	-	-	100	
£	AHB clock frequency	VOS2	-	-	150	
f _{HCLK}		VOS1	-	-	200	
		VOS0	-	-	240 ⁽⁵⁾	
		VOS3	-	-	50 ⁽⁶⁾	
£	ADD alock from the pro-	VOS2	-	-	75]
f _{PCLK}	APB clock frequency	VOS1	-	-	100	MHz
		VOS0	-	-	120 ⁽⁵⁾	
т.	Ambient temperature for the suffix 6	Maximum power dissip	ation	-40	85	°C
TA	version	Low-power dissipation(7)	-4 0	105	
TJ	Junction temperature range	Suffix 6 version		-40	125	°C

^{1.} When RESET is released functionality is guaranteed down to $V_{\mbox{\footnotesize{BOR0}}}$ min

Table 121. Supply voltage and maximum frequency configuration

Power scale	V _{CORE} source	Max T _J (°C)	Max frequency (MHz)	Min V _{DDLDO} (V)
VOS0	LDO	105	480	1.7
VOS1	LDO	125	400	1.62
VOS2	LDO	125	300	1.62
VOS3	LDO	125	200	1.62
SVOS4	LDO	105	N/A	1.62
SVOS5	LDO	105	N/A	1.62



^{2.} This formula has to be applied on power supplies related to the IO structure described by the pin definition table.

^{3.} For operation with voltage higher than Min (V_{DD}, V_{DDA}, V_{DD33USB}) +0.3V, the internal Pull-up and Pull-Down resistors must be disabled

^{4.} VOS0 is available only when the LDO regulator is ON.

^{5.} $T_{Jmax} = 105 \,^{\circ}C$.


^{6.} Maximum APB clock frequency when at least one peripheral is enabled.

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 8.6: Thermal characteristics).

7.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP pin. C_{EXT} is specified in *Table 122*. Two external capacitors can be connected to VCAP pins.

Figure 66. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance.

Table 122. VCAP operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF ⁽²⁾
ESR	ESR of external capacitor	< 100 mΩ

- 1. When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- 2. This value corresponds to CEXT typical value. A variation of +/-20% is tolerated.

7.3.3 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 123. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
+	V _{DD} rise time rate	0	∞	
t _{VDD}	V _{DD} fall time rate	10	∞	
t	V _{DDA} rise time rate	0	∞	μs/V
^T VDDA	V _{DDA} fall time rate	10	∞	μ5/ ν
4	V _{DDUSB} rise time rate	0	∞	
^T VDDUSB	V _{DDUSB} fall time rate	10	∞	

7.3.4 Embedded reset and power control block characteristics

The parameters given in *Table 124* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*.

Table 124. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽¹⁾	Reset temporization after BOR0 released	-	-	377	-	μs
	Drawn and reset threehold O	Rising edge ⁽¹⁾	1.62	1.67	1.71	
V_{BOR0}	Brown-out reset threshold 0	Falling edge	1.58	1.62	1.68	
	Durant are at the scale and d	Rising edge	2.04	2.10	2.15	
V_{BOR1}	Brown-out reset threshold 1	Falling edge	1.95	2.00	2.06	
M	Drawn and react three hald O	Rising edge	2.34	2.41	2.47	
V_{BOR2}	Brown-out reset threshold 2	Falling edge	2.25	2.31	2.37	
	Drawn and react threehold 2	Rising edge	2.63	2.70	2.78	
V_{BOR3}	Brown-out reset threshold 3	Falling edge	2.54	2.61	2.68	
	Programmable Voltage	Rising edge	1.90	1.96	2.01	
V_{PVD0}	Detector threshold 0	Falling edge	1.81	1.86	1.91	
M	Programmable Voltage	Rising edge	2.05	2.10	2.16	V
V_{PVD1}	Detector threshold 1	Falling edge	1.96	2.01	2.06	V
	Programmable Voltage	Rising edge	2.19	2.26	2.32	
V_{PVD2}	Detector threshold 2	Falling edge	2.10	2.15	2.21	
	Programmable Voltage	Rising edge	2.35	2.41	2.47	
V_{PVD3}	Detector threshold 3	Falling edge	2.25	2.31	2.37	
V	Programmable Voltage	Rising edge	2.49	2.56	2.62	
V_{PVD4}	Detector threshold 4	Falling edge	2.39	2.45	2.51	
V	Programmable Voltage	Rising edge	2.64	2.71	2.78	
V_{PVD5}	Detector threshold 5	Falling edge	2.55	2.61	2.68	
	Programmable Voltage	Rising edge	2.78	2.86	2.94	
V_{PVD6}	Detector threshold 6	Falling edge in Run mode	2.69	2.76	2.83	
V _{hyst_BOR_PVD}	Hysteresis voltage of BOR (unless BOR0) and PVD	Hysteresis in Run mode	-	100	-	mV
I _{DD_BOR_PVD} ⁽¹⁾	${ m BOR}^{(2)}$ (unless BOR0) and PVD consumption from ${ m V}_{ m DD}$	-	-		0.630	μΑ



Symbol Parameter Conditions Min Тур Max Unit Rising edge 1.66 1.71 1.76 Analog voltage detector for V_{AVM 0} V_{DDA} threshold 0 Falling edge 1.56 1.61 1.66 Rising edge 2.06 2.12 2.19 Analog voltage detector for V_{AVM 1} V_{DDA} threshold 1 Falling edge 1.96 2.02 2.08 ٧ Rising edge 2.42 2.58 2.50 Analog voltage detector for V_{AVM_2} V_{DDA} threshold 2 Falling edge 2.35 2.42 2.49 Rising edge 2.74 2.83 2.91 Analog voltage detector for V_{AVM 3} V_{DDA} threshold 3 Falling edge 2.72 2.80 2.64 Hysteresis of V_{DDA} voltage 100 mV V_{hyst_VDDA} detector PVM consumption from 0.25 μΑ I_{DD PVM} $V_{DD(1)}$ Voltage detector Resistor bridge 2.5 μΑ I_{DD VDDA} consumption on $V_{DDA}^{(1)}$

Table 124. Reset and power control block characteristics (continued)

V_{DDcoeff}⁽²⁾

7.3.5 Embedded reference voltage

The parameters given in *Table 125* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*.

Symbol Parameter Conditions Min Max Unit Typ -40°C < TJ < 125 °C, Internal reference voltages 1.180 1.216 1.255 V V_{REFINT} $V_{DD} = 3.3 \text{ V}$ ADC sampling time when $t_{S_vrefint}{}^{(1)(2)}$ reading the internal reference 4.3 voltage μs VBAT sampling time when $t_{S_vbat}^{(1)(2)}$ reading the internal VBAT 9 reference voltage Reference Buffer I_{refbuf}⁽²⁾ V_{DDA}=3.3 V 9 13.5 23 μΑ consumption for ADC Internal reference voltage $\Delta V_{REFINT}^{(2)}$ spread over the temperature -40°C < T_J < 125 °C 5 15 mV range Average temperature Average temperature $T_{\text{coeff}}^{(2)}$ 20 70 ppm/°C coefficient coefficient

 $3.0V < V_{DD} < 3.6V$

Table 125. Embedded reference voltage

208/336 DS12556 Rev 6

Average Voltage coefficient



ppm/V

10

1370

^{1.} Guaranteed by design.

^{2.} BOR0 is enabled in all modes and its consumption is therefore included in the supply current characteristics tables (refer to Section 7.3.6: Supply current characteristics).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT_DIV1}	1/4 reference voltage	-	-	25	-	21
V _{REFINT_DIV2}	1/2 reference voltage	-	-	50	-	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage	-	-	75	-	TREFINI

- 1. The shortest sampling time for the application can be determined by multiple iterations.
- Guaranteed by design.

Table 126. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	1FF1E860 - 1FF1E861

7.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 65: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{ACLK} frequency (refer to the table "Number of wait states according to CPU clock (f_{rcc_c_ck}) frequency and V_{CORE} range" available in the reference manual).
- When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.

The parameters given in the below tables are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 120: General operating conditions*.



Table 127. Typical and maximum current consumption in Run mode, code with data processing running from ITCM, LDO regulator $\mathsf{ON}^{(1)}$

					,	egulator		x ⁽²⁾			
Symbol	Parameter	Condition	ons	f _{HCLK} (MHz)	Тур	Tj=25 °C	Tj=85 °C	Tj=105 °C	Tj=125 °C	Unit	
			VOS0	480	148	226	307	390	-		
			VO30	400	125	-	-	-	-		
			VOS1	400	110	168	230	296	384		
			VO31	300	84	-	-	-	-		
		All peripherals			300	76	114	170	224	297	
			VOS2	216	56	88	152	205	278		
	peripherals disabled			200	53	-	-	-	-		
			200	47	71	121	164	223			
				180	43	64	116	159	218		
l	Supply current in		VOS3	168	40	63	115	158	217	mA	
I _{DD}	Run mode		VUS3	144	35	55	109	153	212	IIIA	
				60	16	36	92	135	194		
				25	12	24	83	126	185		
			VOS0	480	226	348	439	550	-		
			VO30	400	190	-	-	-	-		
	All peripherals enabled	All	VOS1	400	167	256	327	416	536		
		peripherals	VU31	300	135	-	-	-	-		
		VOS2	300	122	183	248	320	419			
			VU32	200	85	-	-	-	-		
			VOS3	200	76	116	174	233	313		

^{1.} Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

^{2.} Guaranteed by characterization results, unless otherwise specified.

Table 128. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache ON,

LDO regulator ON

							Ма	x ⁽¹⁾		
Symbol	Parameter	Condition	ons	f _{HCLK} (MHz)	Тур	Tj=25 °C	Tj=85 °C	Tj=105 °C	Tj=125 °C	Unit
			VOS0	480	110	222	304	388	-	
			VO30	400	91	-	-	-	-	
		All peripherals	VOS1	400	80	162	228	294	381	
			VU31	300	61.5	-	-	-	-	
	disabled	VOS2	300	55	111	168	222	294		
			VU32	200	38.5	-	-	-	-	
	Supply		VOS3	200	34.5	69	120	163	222	m A
I _{DD}	current in Run mode		V000	480	220	342	436	546	-	mA
			VOS0	400	195	-	-	-	-	
		All	VOS1	400	175	264	336	424	544	
		peripherals	VUS1	300	135	-	-	-	-	
		enabled	VOS2	300	120	180	246	318	418	
			VU32	200	83	-	-	-	-	
		,	VOS3	200	75	114	173	232	312	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 129. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache OFF,

LDO regulator ON

					ilutoi Oi	-				
		Conditions		£			Ma	x ⁽¹⁾		
Symbol	Parameter			f _{HCLK} (MHz)	Тур	Tj=25°C	259 342 453 201 267 355 150 204 277 109 152 212 390 504 658	Unit		
			VOS0	480	87	157	259	342	453	
	All peripherals disabled	VOS1	400	73	123	201	267	355		
		VOS2	300	52	85	150	204	277		
,	Supply current in Run mode		VOS3	200	34	54	109	152	212	mA
'DD			VOS0	480	168	276	390	504	658	ША
	All	VOS1	400	135	224	308	397	519		
		peripherals enabled	VOS2	300	100	154	228	301	401	
			VOS3	200	70	103	167	226	307	

^{1.} Guaranteed by characterization results, unless otherwise specified.



DS12556 Rev 6 211/336

Table 130. Typical and maximum current consumption batch acquisition mode, LDO regulator ON

				£	f		Ма	x ⁽¹⁾		
Symbol	Parameter	Condit	ions	f _{HCLK} (MHz)	Тур	Tj=25°C	Tj=85°C	Tj=105 °C	Tj=125 °C	Unit
		D1		64	2.7	4.7	12.9	19.0	27.5	
I _{DD}	Supply current in batch	Standby, D2 Standby, D3 Run	VOS3	8	1.1	-	-	-	-	mA
	acquisition mode	D1 Stop,		64	5.4	18.4	83.7	132.6	202.4	
		D2 Stop, D3 Run	D2 Stop, VOS3 D3 Run		3.8	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 131. Typical and maximum current consumption in Stop, LDO regulator ON

						Ма	x ⁽¹⁾		
Symbol	Parameter	Cond	itions	Тур	Tj=25°C	Tj=85°C	Tj=105 °C	Tj=125 °C	Unit
		Flash	SVOS5	1.27	6.3	42.5	72.0	-	
		memory OFF, no	SVOS4	1.96	9.4	57.4	94.6	-	
	D1 Stop, D2 Stop,	IWDG	SVOS3	2.78	13.8	75.9	121.3	183.8	
	D2 Stop,	Flash	SVOS5	1.27	6.3	42.5	72.0	-	
		memory ON, no	SVOS4	2.25	9.8	57.9	95.2	-	
		IWDG	SVOS3	3.07	14.1	76.4	122.0	184.8	
	Flash	SVOS5	0.91	4.6	30.4	51.2	-		
		memory OFF, no IWDG	SVOS4	1.42	6.8	41.1	67.3	-	
	D1 Stop, D2 Standby,		SVOS3	2.02	10.0	54.4	86.6	130.0	mΛ
I _{DD} (Stop)	D2 Standby, D3 Stop	Flash	SVOS5	0.91	4.6	30.4	51.2	-	mA
		memory ON, no	SVOS4	1.70	7.2	41.5	67.9	-	
		IWDG	SVOS3	2.31	10.3	54.9	87.1	130.8	
	D1 Standby,		SVOS5	0.49	2.4	16.5	28.0	-	
	D2 Stop,	Flack	SVOS4	0.76	3.6	22.2	36.6	-	
	D3 Stop D1 Standby,	Flash memory	SVOS3	1.10	5.3	29.3	46.9	71.2	
		OFF, no	SVOS5	0.15	0.7	4.3	7.3	-	
	D2 Standby,	IWDG	SVOS4	0.22	1.0	5.8	9.6	-	
	D3 Stop		SVOS3	0.35	1.5	7.8	12.3	18.6	

^{1.} Guaranteed by characterization results, unless otherwise specified.



Table 132. Typical and maximum current consumption in Sleep mode, LDO regulator ⁽¹⁾

				£			Ма			
Symbol	Parameter	Condition	ons	f _{HCLK} (MHz)	Тур	Tj=25 °C	Tj=85 °C	Tj=105 °C	Tj=125 °C	Unit
			VOS0	480	50.7	96.3	253.4	366.1		
			VO30	400	43.4	87.8	245.5	357.9		
		All	VOS1	400	35.3	66.5	181.3	265.8	379.6	
		peripherals	VU31	300	27.9	-	-	-	-	
		disabled	VOS2	300	24.6	47.3	139.1	207.3	300.4	
				200	18.8	-	-	-	-	
	Supply current in		VOS3	200	16.5	33.6	106.4	160.9	236.1	m۸
I _{DD} (Sleep)	Sleep mode		VOS0	480	136.0	194.7	348.5	464.4		mA
			VO30	400	115.0	169.0	325.9	441.7		
		All	VOS1	400	97.7	138.2	251.3	338.4	456.4	
		peripherals	VUS1	300	74.9	-	-	-	-	
		enabled	VOS2	300	67.3	95.8	187.6	257.9	354.1	
			VU32	200	52.8	-	-	-	-	
			VOS3	200	47.1	69.3	141.4	197.7	275.1	

The parameters given in the above table for the SMPS regulator are derived by extrapolation from the LDO consumption and typical SMPS efficiency factors.

Table 133. Typical and maximum current consumption in Standby

		Conditio		Тур				М	ax ⁽¹⁾			
Symbol Para	Parameter	Conditions							;	3 V		Unit
Symbol	rarameter	Backup SRAM	RTC and LSE	1.62 V	2.4 V	3 V	3.3 V	Tj=25 °C	Tj=85 °C	Tj=105 °C	Tj=125 °C	Onit
	Cupply	OFF	OFF	1,92	1,95	2,06	2,16	4	18	40	90	
I _{DD}	Supply current in	ON	OFF	3,33	3,44	3,6	3,79	8.2	47	83	141	μA
(Standby)	Standby mode	OFF	ON	2,43	2,57	2,77	2,95	-	-	-	ı	μΛ
	mode	ON	ON	3,82	4,05	4,31	4,55	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.



^{2.} Guaranteed by characterization results, unless otherwise specified.

Symbol	Parameter	Conditions		Тур				Max ⁽¹⁾				
		Backup SRAM	RTC and LSE	1.2 V	2 V	3 V	3.4 V	3 V				Unit
								Tj=25 °C	Tj=85 °C	Tj=105 °C	Tj=125 °C	
I _{DD} (VBAT)	Supply current in V _{BAT} mode	OFF	OFF	0,02	0,02	0,03	0,05	0,5	4,1	10	24	μΑ
		ON	OFF	1,33	1,45	1,58	1,7	4,4	22	48	87	
		OFF	ON	0,46	0,57	0,75	0,87	-	-	-	-	
		ON	ON	1,77	2	2,3	2,5	-	-	-	-	

Table 134. Typical and maximum current consumption in V_{BAT} mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate a current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 155: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.



^{1.} Guaranteed by characterization results, unless otherwise specified.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 135: Peripheral current consumption in Run mode*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDx} \times f_{SW} \times C_{I}$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDx} is the MCU supply voltage

f_{SW} is the I/O switching frequency

 C_L is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The I/O compensation cell is enabled.
- f_{rcc_c_ck} is the CPU clock. f_{PCLK} = f_{rcc_c_ck}/4, and f_{HCLK} = f_{rcc_c_ck}/2.
 The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
 - $f_{\text{rcc_c_ck}} = 480 \text{ MHz (Scale 0)}, f_{\text{rcc_c_ck}} = 400 \text{ MHz (Scale 1)}, f_{\text{rcc_c_ck}} = 300 \text{ MHz (Scale 2)}, f_{\text{rcc_c_ck}} = 200 \text{ MHz (Scale 3)}$
- The ambient operating temperature is 25 °C and V_{DD}=3.3 V.



DS12556 Rev 6 215/336

Table 135. Peripheral current consumption in Run mode

Bus	Peripheral	VOS0	vos1	VOS2	VOS3	Unit	
	MDMA	4.6	3.8	3.4	3.2	-	
	DMA2D	2.9	2.4	2.1	1.9		
	JPGDEC	4.1	3.7	3.4	3.1		
	FLASH	17.0	15.0	14.0	12.0		
	FMC registers	0.9	1.1	0.9	0.8		
	FMC kernel	7.0	6.1	5.6	5.0		
	QUADSPI registers	1.5	1.5	1.4	1.3		
AHB3	QSPI kernel	1.0	0.9	0.8	0.7		
АПВЭ	SDMMC1 registers	8.2	7.2	6.7	6.0		
	SDMMC1 kernel	1.3	1.2	0.9	0.9		
	DTCM1	7.9	6.8	6.0	5.3		
	DTCM2	8.3	7.2	6.4	5.7		
	ITCM	7.0	6.3	5.6	5.1		
	D1SRAM1	13.0	11.0	9.9	8.7		
	AHB3 bridge	35.0	32.0	29.0	26.0	ļ	
	Total AHB3	120	106	96	86	μΑ/MHz	
	DMA1	54.0	48.0	41.0	37.0	µAVIVII IZ	
	DMA2	55.0	49.0	42.0	37.0		
	ADC12 registers	4.5	4.1	3.7	3.3		
	ADC12 kernel	1.0	0.7	0.4	0.6		
	ART accelerator	4.1	3.7	3.2	2.9		
	ETH1MAC	17.0	15.0	14.0	12.0		
	ETH1TX	0.1	0.1	0.1	0.1		
AHB1	ETH1RX	0.1	0.1	0.1	0.1		
АПБТ	USB1 OTG registers	23.0	21.0	19.0	17.0		
	USB1 OTG kernel	8.2	0.5	8.3	8.2		
	USB1 ULPI	0.1	0.1	0.1	0.1		
	USB2 OTG registers	21.0	19.0	17.0	15.0		
	USB2 OTG kernel	8.5	0.4	8.6	8.3		
	USB2 ULPI	23.0	19.0	20.0	19.0		
	AHB1 bridge	0.1	0.1	0.1	0.1		
	Total AHB1	220	181	178	161		



Table 135. Peripheral current consumption in Run mode (continued)

Bus	Peripheral	VOS0	VOS1	VOS2	VOS3	Unit
	DCMI	2.1	1.9	1.8	1.6	
	CRYPT	0.1	0.1	0.1	0.1	
	HASH	0.1	0.1	0.1	0.1	
	RNG registers	1.7	2.0	1.3	1.2	
	RNG kernel	11.0	0.1	9.7	9.4	
ALIDO	SDMMC2 registers	47.0	41.0	37.0	34.0	
AHB2	SDMMC2 kernel	1.7	1.2	1.1	1.0	
	D2SRAM1	5.7	4.9	4.4	3.9	
	D2SRAM2	5.2	4.5	4.0	3.5	
	D2SRAM3	4.1	3.6	3.2	2.8	
	AHB2 bridge	0.1	0.1	0.1	0.1	
	Total AHB2	79	60	63	58	
	GPIOA	1.5	1.3	1.3	1.1	
	GPIOB	1.2	1.0	1.0	0.9	
	GPIOC	0.8	0.7	0.7	0.6	μΑ/MHz
	GPIOD	1.1	1.0	1.0	0.9	
	GPIOE	0.7	0.7	0.7	0.6	
	GPIOF	0.8	0.8	0.7	0.6	
	GPIOG	0.9	0.8	0.8	0.7	
	GPIOH	1.1	1.0	1.0	0.9	
ALID 4	GPIOI	0.9	0.9	0.8	0.7	
AHB4	GPIOJ	0.8	0.8	0.7	0.7	
	GPIOK	0.7	0.8	0.7	0.6	
	CRC	0.4	0.5	0.4	0.3	
	BDMA	6.6	5.9	5.3	4.8	
	ADC3 registers	1.7	1.5	1.2	1.2	
	ADC3 kernel	0.4	0.3	0.5	0.2	
	BKPRAM	2.3	1.9	1.7	1.5	
	AHB4 bridge	0.1	0.1	0.1	0.1	
	Total AHB4	22	20	19	16	
	WWDG1	0.7	0.5	0.5	0.2	
	LCD-TFT	81.0	36.0	33.0	30.0	1
ADDO	APB3 bridge	0.3	0.2	0.1	0.1	\ /\ \ \ 1
APB3	Total APB3	87	41	38	34	μA/MHz



Table 135. Peripheral current consumption in Run mode (continued)

Bus	Peripheral	VOS0	VOS1	VOS2	VOS3	Unit
	TIM2	7.7	3.6	3.3	3.0	
	TIM3	6.7	3.2	3.0	2.7	
	TIM4	6.3	3.1	2.8	2.5	
	TIM5	7.4	3.5	3.2	2.8	
	TIM6	1.4	0.7	0.8	0.6	-
	TIM7	1.4	0.7	0.7	0.6	
	TIM12	3.2	1.5	1.5	1.3	
	TIM13	2.3	1.1	1.1	0.9	
	TIM14	2.1	1.1	1.1	0.9	-
	LPTIM1 registers	0.7	0.5	0.8	0.7	
	LPTIM1 kernel	2.4	2.3	1.9	1.7	
	WWDG2	0.6	0.5	0.5	0.4	
	SPI2 registers	2.0	1.8	1.7	1.4	μΑ/MHz
	SPI2 kernel	0.8	0.6	0.5	0.6	
APB1	SPI3 registers	1.8	1.6	1.6	1.3	
	SPI3 kernel	0.7	0.9	0.7	0.7	
	SPDIFRX1 registers	0.5	0.7	0.7	0.6	
	SPDIFRX1 kernel	3.5	2.8	2.4	2.2	-
	USART2 registers	1.9	1.7	1.4	1.3	
	USART2 kernel	4.3	3.9	3.6	3.2	1
	USART3 registers	1.9	1.7	1.4	1.3	
	USART3 kernel	4.4	3.9	3.5	3.2	
	UART4 registers	1.7	1.5	1.4	1.4	=
	UART4 kernel	3.9	3.4	3.1	2.8	=
	UART5 registers	1.6	1.4	1.4	1.3	
	UART5 kernel	3.8	3.4	3.0	2.7	1
	I2C1 registers	1.1	0.8	0.9	0.8	
	I2C1 kernel	2.5	2.3	2.0	1.9	
	I2C2 registers	1.0	0.8	0.9	0.8	

Table 135. Peripheral current consumption in Run mode (continued)

Bus	Peripheral	VOS0	VOS1	VOS2	VOS3	Unit
	I2C2 kernel	2.3	2.2	1.9	1.7	
	I2C3 registers	0.8	1.0	0.8	0.8	
	I2C3 kernel	2.4	1.9	1.8	1.6	
	HDMI-CEC registers	0.7	0.5	0.6	0.5	
	HDMI-CEC kernel	0.1	0.1	3.2	0.1	
	DAC12	3.6	1.3	1.2	1.0	
	USART7 registers	1.8	1.8	1.6	1.4	
	USART7 kernel	4.0	3.3	3.0	2.8	
	USART8 registers	2.0	1.6	1.6	1.4	
APB1 (continued)	USART8 kernel	3.9	3.4	3.1	2.8	
(33.1333)	CRS	6.4	5.5	5.0	4.5	
	SWPMI registers	2.7	2.4	2.3	1.9	
	SWPMI kernel	0.1	0.1	0.1	0.1	
	OPAMP	0.2	0.3	0.3	0.2	
	MDIO	3.3	2.9	2.6	2.3	
	FDCAN registers	19.0	17.0	15.0	13.0	
	FDCAN kernel	9.1	7.9	6.9	6.4	
	APB1 bridge	0.1	0.1	0.1	0.1	μΑ/MHz
	Total APB1	142	108	102	88	
	TIM1	11.0	5.0	4.5	4.0	
	TIM8	10.0	4.7	4.3	3.8	
	USART1 registers	3.6	2.5	2.7	2.9	
	USART1 kernel	0.1	0.1	0.1	0.1	
	USART6 registers	4.5	3.0	3.1	3.4	
	USART6 kernel	0.1	0.1	0.1	0.1	
	SPI1 registers	2.0	1.7	1.6	1.4	
ADDO	SPI1 kernel	0.9	0.8	0.7	0.6	
APB2	SPI4 registers	2.1	1.7	1.6	1.5	
	SPI4 kernel	0.6	0.5	0.5	0.3	
	TIM15	5.5	2.5	2.3	2.1	
	TIM16	4.1	2.0	1.8	1.7	
	TIM17	4.1	1.9	1.8	1.6]
	SPI5 registers	2.0	1.8	1.6	1.3	
	SPI5 kernel	0.5	0.4	0.4	0.5	
	SAI1 registers	1.3	1.1	1.1	1.0	



DS12556 Rev 6 219/336

Table 135. Peripheral current consumption in Run mode (continued)

Bus	Peripheral	VOS0	VOS1	VOS2	VOS3	Unit
	SAI1 kernel	1.4	1.1	1.0	0.8	
	SAI2 registers	1.5	1.3	1.2	1.0	
Ī	SAI2 kernel	1.1	1.0	0.9	0.9	
	SAI3 registers	1.6	1.3	1.1	1.0	
APB2	SAI3 kernel	1.1	1.2	1.1	0.9	
(continued)	DFSDM1 registers	6.5	5.8	5.2	4.7	
	DFSDM1 kernel	0.3	0.2	0.2	0.4	
	HRTIM	84.0	39.0	35.0	32.0	
	APB2 bridge	0.2	0.1	0.1	0.2	
	Total APB2	150	81	74	68	
	SYSCFG	0.9	1.0	0.7	0.8	
	LPUART1 registers	1.1	1.3	1.0	0.8	
	LPUART1 kernel	2.9	2.2	2.2	2.1	
	SPI6 registers	1.8	1.6	1.4	1.3	
	SPI6 kernel	0.4	0.4	0.5	0.3	
	I2C4 registers	0.9	0.7	0.7	0.4	μΑ/MHz
	I2C4 kernel	2.2	2.1	1.9	1.8	- µAVIVITZ
	LPTIM2 registers	0.8	0.6	0.7	0.5	
	LPTIM2 kernel	2.3	2.1	1.8	1.4	
	LPTIM3 registers	0.7	0.7	0.7	0.4	
APB4	LPTIM3 kernel	2.1	1.7	1.6	1.5	
APD4	LPTIM4 registers	0.8	0.4	0.6	0.4	
	LPTIM4 kernel	2.2	2.0	1.7	1.5	
	LPTIM5 registers	0.5	0.4	0.6	0.4	
	LPTIM5 kernel	2.0	1.8	1.5	1.2	
Ī	COMP12	0.6	0.4	0.5	0.2	
Ī	VREF	0.4	0.2	0.2	0.1	
- - -	RTC	1.1	0.9	1.0	0.6	
	SAI4 registers	1.7	1.4	1.3	1.0	1
	SAI4 kernel	2.0	2.0	1.8	1.6	
	APB4 bridge	0.1	0.1	0.1	0.1	
	Total APB4	28	24.4	22.4	18.9	



7.3.7 Wakeup time from low-power modes

The wakeup times given in *Table 136* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PC1) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Table 136. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{WUSLEEP} (2)	Wakeup from Sleep	-	9	10	CPU clock cycles
		VOS3, HSI, Flash memory in normal mode	4.4	5.6	
		VOS3, HSI, Flash memory in low-power mode	12	15	
		VOS4, HSI, Flash memory in normal mode	15	20	
. (2)		VOS4, HSI, Flash memory in low-power mode	23	28	
		VOS5, HSI, Flash memory in normal mode	39	71	
	Wakeup from Stop	VOS5, HSI, Flash memory in low-power mode		39	47
t _{WUSTOP} (2)		VOS3, CSI, Flash memory in normal mode	30	37	
		VOS3, CSI, Flash memory in low power mode	36	50	μs
		VOS4, CSI, Flash memory in normal mode	38	48	1
		VOS4, CSI, Flash memory in low-power mode	47	61	
		VOS5, CSI, Flash memory in normal mode	68	75	
		VOS5, CSI, Flash memory in low-power mode	68	77	
twustop	Wakeup from Stop,	VOS3, HSI, Flash memory in normal mode	2.6	3.4	
t _{WUSTOP} KERON ⁽²⁾	clock kept running	VOS3, CSI, Flash memory in normal mode	26	36	
t _{WUSTDBY} (2) Wakeup from Standby mode		-	390	500	

^{1.} Guaranteed by characterization results.



^{2.} The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

7.3.8 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the *Table 155: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 67*.

Table 137. High-speed external user clock characteristics⁽¹⁾

0	B 1		-		11.24
Symbol	Parameter	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	4	25	50	MHz
V _{SW} (V _{HSEH} -V _{HSEL)}	OSC_IN amplitude	0.7V _{DD}	-	V_{DD}	٧
V_{DC}	OSC_IN input voltage	V_{SS}	-	0.3V _{SS}	
t _{W(HSE)}	OSC_IN high or low time	7	-	-	ns

^{1.} Guaranteed by design.

Figure 67. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 155: I/O static characteristics. However, the recommended clock input waveform is shown in Figure 68.

Table 138. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz	
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V	
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	, v	
$\begin{matrix} t_{w(LSEH)} \\ t_{w(LSEL)} \end{matrix}$	OSC32_IN high or low time	-	250	-	-	ns	

^{1.} Guaranteed by design.

For information on selecting the crystal, refer to the application note AN2867 "Oscillator Note: design guide for ST microcontrollers" available from the ST website www.st.com.

VLSEH 90% **VLSEL** tW(LSE) tr(LSE) tf(LSE) -tW(LSE) TLSE fLSE ext External OSC32 IN clock source STM32 ai17529b

Figure 68. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 139*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	4	-	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	4	
	HSE current consumption	V_{DD} =3 V, Rm=30 Ω C_L =10pF@4MHz	-	0.35	-	
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 8 MHz	-	0.40	-	
I _{DD(HSE)}		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 16 MHz	-	0.45	-	mA
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 32 MHz	-	0.65	-	
		V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 48 MHz	-	0.95	-	
Gm _{critmax}	Maximum critical crystal gm	Startup	-	-	1.5	mA/V
t _{SU} ⁽⁴⁾	Start-up time	V _{DD} is stabilized	-	2	-	ms

Table 139. 4-48 MHz HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typical), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 69*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 69. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 140*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 140. Lo	w-speed	external	user	clock	char	acterist	ics(1)

Symbol	Parameter	Operating conditions ⁽²⁾	Min	Тур	Max	Unit
F	Oscillator frequency	-	-	32.768	-	kHz
I _{DD}		LSEDRV[1:0] = 00, Low drive capability	-	290	-	
	LSE current	LSEDRV[1:0] = 01, Medium Low drive capability	-	390	-	nA
	consumption	LSEDRV[1:0] = 10, Medium high drive capability	-	550	-	IIA
		LSEDRV[1:0] = 11, High drive capability	-	900	-	
		LSEDRV[1:0] = 00, Low drive capability	-	-	0.5	
Gm	Maximum critical crystal	LSEDRV[1:0] = 01, Medium Low drive capability	-	-	0.75	μΑ/V
Gm _{critmax}	gm	LSEDRV[1:0] = 10, Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11, High drive capability	-	-	2.7	
t _{SU} ⁽³⁾	Startup time	VDD is stabilized	-	2	-	s

Guaranteed by design.

t_{SU} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768k Hz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 70. Typical application with a 32.768 kHz crystal

1. An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

7.3.9 Internal clock source characteristics

The parameters given in *Table 141* to *Table 144* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*.

48 MHz high-speed internal RC oscillator (HSI48)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 frequency	V _{DD} =3.3 V, TJ=30 °C	47.5 ⁽¹⁾	48	48.5 ⁽¹⁾	MHz
TRIM ⁽²⁾	USER trimming step	-	-	0.175	-	%
USER TRIM COVERAGE ⁽³⁾	USER TRIMMING Coverage	± 32 steps	±4.79	±5.60	-	%
DuCy(HSI48) ⁽²⁾	Duty Cycle	-	45	-	55	%
ACCHSI48_REL ⁽³⁾⁽⁴⁾	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	T _J =-40 to 125 °C	-4.5	-	3.5	%
$\Delta_{\text{VDD}}(\text{HSI48})^{(3)}$	HSI48 oscillator frequency drift with	V _{DD} =3 to 3.6 V	-	0.025	0.05	%
ΔΛDD(μιοι4ο).	V _{DD} ⁽⁵⁾	V _{DD} =1.62 V to 3.6 V	-	0.05	0.1	/0
t _{su(HSI48)} ⁽²⁾	HSI48 oscillator start-up time	-	ı	2.1	4.0	μs
I _{DD(HSI48)} ⁽²⁾	HSI48 oscillator power consumption	-	-	350	400	μA
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁶⁾	-	-	± 0.15	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁶⁾	-	-	± 0.25	-	ns

Table 141. HSI48 oscillator characteristics

57

^{1.} Guaranteed by test in production.

^{2.} Guaranteed by design.

^{3.} Guaranteed by characterization.

^{4.} $\Delta fHSI = ACCHSI48_REL + \Delta_{VDD}$

- 5. These values are obtained by using the formula: (Freq(3.6V) Freq(3.0V)) / Freq(3.0V) or (Freq(3.6V) Freq(1.62V)) / Freq(1.62V).
- 6. Jitter measurements are performed without clock source activated in parallel.

64 MHz high-speed internal RC oscillator (HSI)

Table 142. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	HSI frequency	V _{DD} =3.3 V, T _J =30 °C	63.7 ⁽²⁾	64	64.3 ⁽²⁾	MHz
		Trimming is not a multiple of 32	-	0.24	0.32	
TRIM		Trimming is 128, 256 and 384	-5.2	-1.8	-	
	HSI user trimming step	Trimming is 64, 192, 320 and 448	-1.4	-0.8	-	%
		Other trimming are a multiple of 32 (not including multiple of 64 and 128)	-0.6	-0.25	-	
DuCy(HSI)	Duty Cycle	-	45	-	55	%
Δ _{VDD (HSI)}	HSI oscillator frequency drift over V _{DD} (reference is 3.3 V)	V _{DD} =1.62 to 3.6 V	-0.12	-	0.03	%
^	HSI oscillator frequency drift over	T _J =-20 to 105 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
Δ _{TEMP} (HSI)	temperature (reference is 64 MHz)	T _J =-40 to T _J max °C	-2 ⁽³⁾	-	1 ⁽³⁾	70
t _{su} (HSI)	HSI oscillator start-up time	-	-	1.4	2	μs
t _{stab} (HSI)	HSI oscillator stabilization time	at 1% of target frequency	-	4	8	μs
I _{DD} (HSI)	HSI oscillator power consumption	-	-	300	400	μΑ

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

4 MHz low-power internal RC oscillator (CSI)

Table 143. CSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CSI}	CSI frequency	V _{DD} =3.3 V, T _J =30 °C	3.96 ⁽²⁾	4	4.04 ⁽²⁾	MHz
TRIM	Trimming step	-	-	0.35	-	%
DuCy(CSI)	Duty Cycle	-	45	-	55	%
A (CSI)	CSI oscillator frequency drift over	T _J = 0 to 85 °C	-	-3.7 ⁽³⁾	4.5 ⁽³⁾	%
Δ _{TEMP} (CSI)	temperature	$T_{\rm J}$ = -40 to 125 °C	-	-11 ⁽³⁾	7.5 ⁽³⁾	/0
D _{VDD} (CSI)	CSI oscillator frequency drift over V_{DD}	V _{DD} = 1.62 to 3.6 V	-	-0.06	0.06	%



Table 143. CSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(CSI)}	CSI oscillator startup time	-	-	1	2	μs
t _{stab(CSI)} CSI oscillator stabilization time (to reach ±3% of f _{CSI})		-	-	-	4	cycle
I _{DD(CSI)}	CSI oscillator power consumption	-	ı	23	30	μA

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization.

Low-speed internal (LSI) RC oscillator

Table 144. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V_{DD} = 3.3 V, T_{J} = 25 °C	31.4 ⁽¹⁾	32	32.6 ⁽¹⁾	
		$T_J = -40$ to 110 °C, $V_{DD} = 1.62$ to 3.6 V	29.76 ⁽²⁾	-	33.6 ⁽²⁾	
f _{LSI}	LSI frequency	$T_J = -40$ to 125 °C, $V_{DD} = 1.62$ to 3.6 V	29.4	-	33.6	kHz
t _{su(LSI)} (3)	LSI oscillator startup time	-	-	80	130	
t _{stab(LSI)} ⁽³⁾	LSI oscillator stabilization time (5% of final value)	-	-	120	170	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	-	130	280	nA

- 1. Guaranteed by test in production.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by design.

7.3.10 PLL characteristics

The parameters given in *Table 145* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*.

Table 145. PLL characteristics (wide VCO frequency range)⁽¹⁾

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Unit
f	PLL input clock	-		2	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-		10	-	90	%
		VOS	0	1.5	-	480 ⁽²⁾	
_	DLL moultimlier output alook D	VOS	1	1.5	-	400 ⁽²⁾	
f _{PLL_P_OUT}	PLL multiplier output clock P	VOS	2	1.5	-	300 ⁽²⁾	MHz
		VOS	3	1.5	-	200 ⁽²⁾	
f _{VCO_OUT}	PLL VCO output	-		192	-	960	Ī
		Normal mode		-	50 ⁽³⁾	150 ⁽³⁾	
t _{LOCK}	PLL lock time	Sigma-delta mo (CKIN ≥ 8 MH:		-	58 ⁽³⁾	166 ⁽³⁾	μs
			VCO = 192 MHz	-	134	-	
	Cycle-to-cycle jitter ⁽⁴⁾		VCO = 200 MHz	-	134	-	
	Cycle-to-cycle Jitter	-	VCO = 400 MHz	-	76	-	±ps
			VCO = 800 MHz	-	39	-	
Jitter		Normal mode	VCO = 800 MHz	-	±0.7	-	
	Long term jitter	Sigma-delta mode (CKIN = 16 MHz)	VCO = 800 MHz	-	±0.8	-	%
		VCO freq = 836 MHz VCO freq = 192 MHz	V_{DDA}	-	590	1500	
(3)	PLL power consumption on V _{DD}		V _{CORE}	-	720	-	μA
I _{DD(PLL)} ⁽³⁾	FLL power consumption on V _{DD}		V_{DDA}	-	180	600	
			V _{CORE}	ı	280	-	

^{1.} Guaranteed by design unless otherwise specified.



^{2.} This value must be limited to the maximum frequency due to the product limitation (480 MHz for VOS0, 400 MHz for VOS1, 300 MHz for VOS2, 200 MHz for VOS3).

^{3.} Guaranteed by characterization results.

^{4.} Integer mode only.

Table 146. PLL characteristics (medium VCO frequency range)⁽¹⁾

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
f	PLL input clock	-		1	-	2	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	-	10	-	90	%
		VO	S1	1.17	-	210	
f _{PLL_OUT}	PLL multiplier output clock P, Q, R	VO	S2	1.17	-	210	MHz
		VO	S3	1.17	-	200	IVITZ
f _{VCO_OUT}	PLL VCO output	-	-		-	420	
4	PLL lock time	Norma	l mode	-	60 ⁽²⁾	100 ⁽²⁾	
t _{LOCK}	PLL lock time	Sigma-de	elta mode	fo	rbidden	•	μs
			VCO = 150 MHz	-	145	-	
		-	VCO = 300 MHz	-	91	-	400
			VCO = 400 MHz	-	64	-	±ps
Jitter			VCO = 420 MHz	-	63	-	
		f _{PLL_OUT} =	VCO = 150 MHz	-	55	-	
	Period jitter	50 MHz	VCO = 400 MHz	-	30	_	±-ps
	Long term jitter	Normal mode	VCO = 400 MHz	-	±0.3	-	%
(2)		VCO freq =	VDD	-	440	1150	
	DLL newer consumption on V	420MHz	VCORE	-	530	-	
I(PLL) ⁽²⁾	PLL power consumption on V _{DD}	VCO freq =	VDD	-	180	500	μA
		150MHz	VCORE	-	200	_	

^{1.} Guaranteed by design unless otherwise specified.

^{2.} Guaranteed by characterization results.

^{3.} Integer mode only.

7.3.11 Memory characteristics

Flash memory

The characteristics are given at T_J = -40 to 125 $^{\circ}$ C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 147. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode	-	6.5	-	
	Committee accomment	Write / Erase 16-bit mode	-	11.5	-	mA
I _{DD} Supply current	Write / Erase 32-bit mode	-	20	-	IIIA	
		Write / Erase 64-bit mode	-	35	-	

Table 148. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
		Program/erase parallelism x 8	-	290	580 ⁽²⁾	
+	Word (266 bits) programming	Program/erase parallelism x 16	-	180	360	0
t _{prog}	time	Program/erase parallelism x 32	-	130	260	μs
		Program/erase parallelism x 64	-	100	200	
		Program/erase parallelism x 8	-	2	4	
t _{ERASE128KB}	Sector (128 KB) erase time	Program/erase parallelism x 16	-	1.8	3.6	
		Program/erase parallelism x 32	-	1.1	2.2	
		Program/erase parallelism x 8	-	13	26	s
4	Mass erase time	Program/erase parallelism x 16	-	8	16	
t _{ME}	wass erase unie	Program/erase parallelism x 32	-	6	12	
		Program/erase parallelism x 64	-	5	10	
		Program parallelism x 8				
W	Drogramming voltage	Program parallelism x 16	1.62	-	3.6	V
V _{prog}	Programming voltage	Program parallelism x 32				V
		Program parallelism x 64	1.8	-	3.6	

^{1.} Guaranteed by characterization results.



^{2.} The maximum programming time is measured after 10K erase operations.

Cumbal	Doromotor	eter Conditions		l lmi4	
Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit	
N _{END}	Endurance	$T_J = -40 \text{ to } +125 \text{ °C } (6 \text{ suffix versions})$	10	kcycles	
+	Data retention	1 kcycle at T _A = 85 °C	30	Years	
^t RET		10 kcycles at T _A = 55 °C	20	IEdis	

Table 149. Flash memory endurance and data retention

7.3.12 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 150*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, UFBGA240, f _{rcc c ck} =	3B
V _{FTB}	Fast transient voltage burst limits to be applied through 100 pF on $V_{\rm DD}$ and $V_{\rm SS}$ pins to induce a functional disturbance	400 MHz, conforms to IEC 61000-4-2	5A

Table 150. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 $k\Omega$) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).



^{1.} Guaranteed by characterization results.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 151. EMI characteristics

Symbol	Parameter	Parameter Conditions		Max vs. [f _{HSE} /f _{CPU}]	Unit	
			. ,	8/400 MHz		
			0.1 to 30 MHz	11		
			30 to 130 MHz	6	dΒμV	
S _{EMI}	Peak level	V_{DD} = 3.6 V, T_A = 25 °C, UFBGA240 package, conforming to IEC61967-2	130 MHz to 1 GHz	12	чьμν	
	35		1 GHz to 2 GHz	7		
			EMI Level	2.5	-	



7.3.13 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

Table 152. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 001	All	1C	1000	\ \
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS- 002	All	C1	250	V

^{1.} Guaranteed by characterization results.

Static latchup


Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 153. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latchup class	T _A = +25 °C conforming to JESD78	II level A



7.3.14 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 154. I/O current injection susceptibility⁽¹⁾

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	PA7, PC5, PG1, PB14, PJ7, PA11, PA12, PA13, PA14, PA15, PJ12, PB4	5	0	
	PA2, PH2, PH3, PE8, PA6, PA7, PC4, PE7, PE10, PE11	0	NA	mA
I _{INJ}	PA0, PA_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PH4, PH5, BOOT0	0	0	ША
	All other I/Os	5	NA	

^{1.} Guaranteed by characterization.



7.3.15 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 155: I/O static characteristics* are derived from tests performed under the conditions summarized in Table 120: General operating conditions. All I/Os are CMOS and TTL compliant (except for BOOT0).

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

Table 155. I/O static characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0		-	-	0.3V _{DD} ⁽¹⁾	
V_{IL}	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOX<3.6 V</v<sub>	-	-	0.4V _{DD} -0. 1 ⁽²⁾	٧
	BOOT0 I/O input low level voltage		-	-	0.19V _{DD} + 0.1 ⁽²⁾	
	I/O input high level voltage except BOOT0		0.7V _{DD} ⁽¹⁾	-	-	
V_{IH}	I/O input high level voltage except BOOT0 ⁽³⁾	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.47V _{DD} +0. 25 ⁽²⁾	-	-	٧
	BOOT0 I/O input high level voltage ⁽³⁾	0	0.17V _{DD} +0. 6 ⁽²⁾	-	-	
V _{HYS} ⁽²⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	out hysteresis 1.62 V< V _{DDIOx} <3.6 V	-	250	-	mV
	BOOT0 I/O input hysteresis		-	200	-	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	FT_xx Input leakage current ⁽²⁾	$Max(V_{DDXXXX}) < V_{IN} \le 5.5 \text{ V}$ $(5)(6)(9)$	-	-	1500	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/- 350	
I _{leak} ⁽⁴⁾	FT_u IO	$Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$ $(5)(6)(9)$	-	-	5000 ⁽⁷⁾	nA
	TT_xx Input leakage current	$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	VPD (POOT) alternate function)	0< V _{IN} ≤ V _{DDIOX}	-	-	15	
	VPP (BOOT0 alternate function)	$V_{DDIOX} < V_{IN} \le 9 V$			35	
R _{PU}	Weak pull-up equivalent resistor ⁽⁸⁾	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	V _{IN} =V _{DD} (9)	30	40	50	, K77
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Compliant with CMOS requirements.



^{2.} Guaranteed by design.

- 3. VDDIOx represents VDDIO1, VDDIO2 or VDDIO3. VDDIOx= VDD.
- This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following formula: I_{Total_Ileak_max} = 10 μA + [number of I/Os where V_{IN} is applied on the pad] x I_{Ikg(Max)}.
- 5. All FT_xx IO except FT_lu, FT_u and PC3.
- 6. V_{IN} must be less than Max(VDDXXX) + 3.6 V.
- To sustain a voltage higher than MIN(V_{DD}, V_{DDA}, V_{DD33USB}) +0.3 V, the internal pull-up and pull-down resistors must be disabled.
- The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).
- 9. Max(VDDXXX) is the maximum value of all the I/O supplies.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 71*.




Figure 71. V_{IL}/V_{IH} for all I/Os except BOOT0

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 7.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 118*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 118*).



DS12556 Rev 6 237/336

Output voltage levels

Unless otherwise specified, the parameters given in *Table 156: Output voltage* characteristics for all I/Os except PC13, PC14, PC15 and PI8 and *Table 157: Output voltage* characteristics for PC13, PC14, PC15 and PI8 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*. All I/Os are CMOS and TTL compliant.

Table 156. Output voltage characteristics for all I/Os except PC13, PC14, PC15 and PI8⁽¹⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
V _{OL}	Output low level voltage	CMOS port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH}	Output high level voltage	CMOS port ⁽²⁾ $I_{IO}=-8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage	TTL port ⁽²⁾ $I_{IO}=8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage	TTL port ⁽²⁾ $I_{IO}=-8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =20 mA 2.7 V≤ V _{DD} ≤3.6 V	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-20 mA 2.7 V≤ V _{DD} ≤3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage	I _{IO} =4 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage	I _{IO} =-4 mA 1.62 V≤V _{DD} <3.6 V	V _{DD} 0.4	-	
V (3)	Output low level voltage for an FTf	I _{IO} = 20 mA 2.3 V≤ V _{DD} ≤3.6 V	-	0.4	
V _{OLFM+} ⁽³⁾	I/O pin in FM+ mode	I _{IO} = 10 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 117:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 157. Output voltage characteristics for PC13, PC14, PC15 and PI8⁽¹⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
V _{OL}	Output low level voltage	CMOS port ⁽²⁾ $I_{IO}=3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH}	Output high level voltage	CMOS port ⁽²⁾ $I_{IO}=-3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} −0.4	-	-
V _{OL} ⁽³⁾	Output low level voltage	TTL port ⁽²⁾ $I_{IO}=3 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage	TTL port ⁽²⁾ $I_{IO}=-3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽²⁾	Output low level voltage	I _{IO} =1.5 mA 1.62 V≤ V _{DD} ≤3.6 V	-	0.4	
V _{OH} ⁽²⁾	Output high level voltage	I _{IO} =-1.5 mA 1.62 V≤ V _{DD} ≤3.6 V	V _{DD} -0.4	-	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 117:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Output buffer timing characteristics (HSLV option disabled)

The HSLV bit of SYSCFG_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.7 V.

Table 158. Output timing characteristics (HSLV OFF) $^{(1)(2)}$

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	12	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	
	r (3)	Maximum fraguancy	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	12	 MHz
	F _{max} ⁽³⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	IVITZ
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	16	
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4	
00			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	16.6	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	33.3	
	$t_r/t_f^{(4)}$	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	13.3	ns
	r'f`	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	- 115
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	20	
			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	60	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15	
	F _{max} ⁽³⁾	Maximum frequency	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	80	MHz
	rmax` ′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15	
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	110	
01			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	20	
01			C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V	-	5.2	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	
	$t_r/t_f^{(4)}$	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.2	ne
	\r'\f` '	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	7.5	ns
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.8	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5.2	



Table 158. Output timing characteristics (HSLV OFF)⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	85	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	35	
	F _{max} ⁽³⁾	Maximum fraguancy	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	110	MHz
	Fmax`*′	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	40	IVITZ
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	166	
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	100	
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	3.8	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	6.9	
	$t_r/t_f^{(4)}$	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	2.8	ne
	lr/lf` ′	to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	5.2	ns
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	1.8	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ^v	-	3.3	
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ^V	-	100	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	50	
	F _{max} ⁽³⁾	Maximum frequency	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ^V	-	133	MHz
	「max`´	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	66	IVITZ
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	220	
11			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	85	
11			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	3.3	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	6.6	
	Output high to low level	C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	2.4	ne	
	$t_r/t_f^{(4)}$	fall time and output low to high level rise time	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	4.5	ns
			C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁵⁾	-	1.5	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁵⁾	-	2.7	

^{1.} Guaranteed by design.

5. Compensation system enabled.



^{2.} The frequency of the GPIOs that can be supplied in V_{BAT} mode (PC13, PC14, PC15 and PI8) is limited to 2 MHz

^{3.} The maximum frequency is defined with the following conditions: $(t_r + t_f) \le 2/3$ T Skew $\le 1/20$ T 45% Outy cycle<55%

^{4.} The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

Output buffer timing characteristics (HSLV option enabled)

Table 159. Output timing characteristics (HSLV ON)⁽¹⁾

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	MHz
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	
00		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	58	MHz
01			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	66	
01	$t_{r}/t_{f}^{(3)}$ Output high to low level fall time and output low	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6.6		
		fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	4.8	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3	
		Maximum frequency	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	55	
	F _{max} ⁽²⁾		C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	80	MHz
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	133	
10		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.8	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	4	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	2.4	
			C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	60	
	F _{max} ⁽²⁾	Maximum frequency	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	90	MHz
44			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	175	
11		Output high to low level	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	5.3	
	$t_r/t_f^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	3.6	ns
		to high level rise time	C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾	-	1.9	

^{1.} Guaranteed by design.

- 3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- 4. Compensation system enabled.



^{2.} The maximum frequency is defined with the following conditions: $(t_r+t_f) \le 2/3$ T Skew $\le 1/20$ T 45%-Duty cycle<55%

7.3.16 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 155: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 160* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU} ⁽²⁾	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	1.71 V < V _{DD} < 3.6 V	-	-	50	
V _{NF(NRST)} ⁽²⁾	NPST Input not filtered nulse	1.71 V < V _{DD} < 3.6 V	300	-	ı	ns
	NRST Input not filtered pulse	1.62 V < V _{DD} < 3.6 V	1000	-	-	

Table 160. NRST pin characteristics

^{2.} Guaranteed by design.




Figure 72. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 155. Otherwise the reset is not taken into account by the device.

7.3.17 FMC characteristics

Unless otherwise specified, the parameters given in *Table 161* to *Table 174* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS1.



DS12556 Rev 6 243/336

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics.

Asynchronous waveforms and timings

Figure 73 through Figure 75 represent asynchronous waveforms and Table 161 through Table 168 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load C₁ = 30 pF

In all timing tables, the $T_{\mbox{\scriptsize KERCK}}$ is the $f_{\mbox{\scriptsize mc_ker_ck}}$ clock period.




Figure 73. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.



Table 161. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{fmc_ker_ck} -1	3T _{fmc_ker_ck} +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	0.5	
t _{w(NOE)}	FMC_NOE low time	2T _{fmc_ker_ck} -1	2T _{fmc_ker_ck} +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	11	-	ns
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	11	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} +1	

^{1.} Guaranteed by characterization results.

Table 162. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings $^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7T _{fmc_ker_ck} +1	7T _{fmc_ker_ck} +1	
t _{w(NOE)}	FMC_NOE low time	5T _{fmc_ker_ck} -1	5T _{fmc_ker_ck} +1	
t _{w(NWAIT)}	FMC_NWAIT low time	T _{fmc_ker_ck} - 0.5	-	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	4T _{fmc_ker_ck} +11	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	3T _{fmc_ker_ck} +11.5	-	

^{1.} Guaranteed by characterization results.



^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.




Figure 74. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.



Table 163. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{fmc_ker_ck} -1	3T _{fmc_ker_ck}	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{fmc_ker_ck}	T _{fmc_ker_ck} +1	
t _{w(NWE)}	FMC_NWE low time	T _{fmc_ker_ck} -0.5	T _{fmc_ker_ck} +0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{fmc_ker_ck}	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{fmc_ker_ck} -0.5	-	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	1	0.5	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{fmc_ker_ck} -0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{fmc_ker_ck} + 2.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	T _{fmc_ker_ck} + 1	

^{1.} Guaranteed by characterization results.

Table 164. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings $^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} –1	8T _{fmc_ker_ck} +1	
t _{w(NWE)}	FMC_NWE low time	6T _{fmc_ker_ck} -1.5	6T _{fmc_ker_ck} +0.5	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} +13	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck} +13	-	

^{1.} Guaranteed by characterization results.

577

^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.




Figure 75. Asynchronous multiplexed PSRAM/NOR read waveforms



Table 165. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4T _{fmc_ker_ck} -1	4T _{fmc_ker_ck} +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2T _{fmc_ker_ck}	2T _{fmc_ker_ck} +0.5	
t _{tw(NOE)}	FMC_NOE low time	T _{fmc_ker_ck} -1	T _{fmc_ker_ck} +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	T _{fmc_ker_ck} –0.5	T _{fmc_ker_ck} +1	ns
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high)	T _{fmc_ker_ck} +0.5	-	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	T _{fmc_ker_ck} -0.5	-	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	11	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	11	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} Guaranteed by characterization results.

Table 166. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{fmc_ker_ck} -1	8T _{fmc_ker_ck}	
t _{w(NOE)}	FMC_NWE low time	5T _{fmc_ker_ck} -1.5	5T _{fmc_ker_ck} +0.5	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	4T _{fmc_ker_ck} +11	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	3T _{fmc_ker_ck} +11.5	-	

^{1.} Guaranteed by characterization results.



^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.

Unit **Symbol Parameter** Min Max FMC NE low time 4T_{fmc_ker_ck} -1 $4T_{fmc_ker_ck}$ $t_{w(NE)}$ FMC NEx low to FMC NWE low $T_{fmc\ ker\ ck}-1$ $T_{fmc\ ker\ ck}$ +0.5 t_{v(NWE NE)} FMC NWE low time $2T_{fmc_ker_ck}$ -0.5 $2T_{fmc_ker_ck} + 0.5$ t_{w(NWE)} FMC NWE high to FMC NE high hold T_{fmc ker ck} -0.5 t_{h(NE NWE)} FMC NEx low to FMC A valid 0 t_{v(A NE)} FMC NEx low to FMC NADV low 0 0.5 t_{v(NADV_NE)} FMC NADV low time $\mathsf{T}_{fmc_ker_ck}$ $T_{fmc ker ck} + 1$ $t_{w(NADV)}$ ns FMC AD(adress) valid hold time after T_{fmc ker ck} +0.5 t_{h(AD NADV)} FMC_NADV high) Address hold time after FMC NWE t_{h(A_NWE)} $T_{fmc_ker_ck} + 0.5$ high FMC BL hold time after FMC NWE $T_{fmc_ker_ck} - 0.5$ t_{h(BL_NWE)} high FMC NEx low to FMC BL valid 0.5 $t_{v(BL_NE)}$ FMC NADV high to Data valid $T_{fmc ker ck} + 2$ t_{v(Data NADV)} Data hold time after FMC_NWE high $T_{fmc_ker_ck}$ +0.5 t_{h(Data NWE)}

Table 167. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Table 168. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9T _{fmc_ker_ck} -1	9T _{fmc_ker_ck}	
t _{w(NWE)}	FMC_NWE low time	7T _{fmc_ker_ck} –0.5	7T _{fmc_ker_ck} +0.5	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{fmc_ker_ck} +11	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{fmc_ker_ck} +11.5	-	

^{1.} Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 76 through Figure 79 represent synchronous waveforms and Table 169 through Table 172 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC BurstAccessMode Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC WriteBurst Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM



^{1.} Guaranteed by characterization results.

^{2.} N_{WAIT} pulse width is equal to 1 AHB cycle.

In all the timing tables, the $T_{fmc_ker_ck}$ is the $f_{mc_ker_ck}$ clock period, with the following FMC_CLK maximum values:

- For 2.7 V<V_{DD}<3.6 V, FMC_CLK = 125 MHz at 20 pF
- For 1.8 V<V_{DD}<1.9 V, FMC_CLK = 100 MHz at 20 pF
- For 1.62 V<V_{DD}<1.8 V, FMC_CLK = 100 MHz at 15 pF

Figure 76. Synchronous multiplexed NOR/PSRAM read timings




Table 169. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} -1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{fmc_ker_ck} –0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high			
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	0	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	1	-	

^{1.} Guaranteed by characterization results.






Figure 77. Synchronous multiplexed PSRAM write timings

Table 170. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period, V _{DD} = 2.7 to 3.6 V	2T _{fmc_ker_ck} –1 1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x =02)	-	1	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high $(x = 02)$ $T_{fmc_ker_ck} + 0.5$		-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x =1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x =1625)	T _{fmc_ker_ck}	-	Ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	1115
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} +0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to to FMC_AD[15:0] valid	-	2.5	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	2.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	FMC_CLK high to FMC_NBL high T _{fmc_ker_ck} +0.5		
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.






Figure 78. Synchronous non-multiplexed NOR/PSRAM read timings

Table 171. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{fmc_ker_ck} –1	-	
t _(CLKL-NExL)	FMC_CLK low to FMC_NEx low (x=02)	-	1	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	2T _{fmc_ker_ck} +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	2T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	2T _{fmc_ker_ck} -0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	3	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	0		
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	1	-	

^{1.} Guaranteed by characterization results.






Figure 79. Synchronous non-multiplexed PSRAM write timings



Table 172. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _(CLK)	FMC_CLK period	2T _{fmc_ker_ck} -1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _(CLKH-NExH)	FMC_CLK high to FMC_NEx high (x= 02)	T _{fmc_ker_ck} +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{fmc_ker_ck}	-	ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	T _{fmc_ker_ck} +1	-	
t _{d(CLKL-Data)}	FMC_D[15:0] valid data after FMC_CLK low	-	3.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{fmc_ker_ck} +1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.



NAND controller waveforms and timings

Figure 80 through Figure 83 represent synchronous waveforms, and Table 173 and Table 174 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC_WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC HiZSetupTime = 0x01
- Bank = FMC Bank NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC ECC Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0
- Capacitive load C_L = 30 pF

In all timing tables, the $T_{fmc\ ker\ ck}$ is the fmc_ker_ck clock period.




Figure 80. NAND controller waveforms for read access

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE (NRE)


tv(NWE-D)

th(NWE-B)

MS32768V1

Figure 81. NAND controller waveforms for write access








Figure 83. NAND controller waveforms for common memory write access

Table 173. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(N0E)}	FMC_NOE low width	4T _{fmc_ker_ck} - 0.5	4T _{fmc_ker_ck} +0.5	
t _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	8	-	
t _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t _{d(ALE-NOE)}	FMC_ALE valid before FMC_NOE low	-	3T _{fmc_ker_ck} +1	
t _{h(NOE-ALE)}	FMC_NWE high to FMC_ALE invalid	4T _{fmc_ker_ck} –2	-	

^{1.} Guaranteed by characterization results.

Table 174. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NWE)}	FMC_NWE low width	4T _{fmc_ker_ck} - 0.5	4T _{fmc_ker_ck} +0.5	
t _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	0	-	
t _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	2T _{fmc_ker_ck} - 0.5	-	
t _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5T _{fmc_ker_ck} – 1	-	ns
t _{d(ALE-NWE)}	FMC_ALE valid before FMC_NWE low	-	3T _{fmc_ker_ck} +0.5	
t _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2T _{fmc_ker_ck} – 1	-	

^{1.} Guaranteed by characterization results.




SDRAM waveforms and timings

In all timing tables, the TKERCK is the fmc_ker_ck clock period, with the following FMC_SDCLK maximum values:

- For 2.7 V<V_{DD}<3.6 V: FMC_CLK =110 MHz at 20 pF
- For 1.8 V<V_{DD}<1.9 V: FMC_CLK =100 MHz at 20 pF
- For 1.62 V<_{DD}<1.8 V, FMC_CLK =100 MHz at 15 pF

Figure 84. SDRAM read access waveforms (CL = 1)



47/

Table 175. SDRAM read timings⁽¹⁾

Symbol Parameter		Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} +0.5	
t _{su(SDCLKH _Data)}	Data input setup time	3	-	
t _{h(SDCLKH_Data)}	Data input hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL- SDNE)}	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0.5	-	
t _d (SDCLKL_SDNRAS)	SDNRAS valid time	-	1	
th(SDCLKL_SDNRAS)	SDNRAS hold time	0.5	1	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	0.5	
th(SDCLKL_SDNCAS)	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

Table 176. LPSDR SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{W(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} +0.5	
t _{su(SDCLKH_Data)}	Data input setup time	3	-	
t _{h(SDCLKH_Data)}	Data input hold time	0.5	-	
t _d (SDCLKL_Add)	Address valid time	-	2.5	
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	2.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0	-	113
t _{d(SDCLKL_SDNRAS}	SDNRAS valid time	-	0.5	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.






Figure 85. SDRAM write access waveforms

Table 177. SDRAM Write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} +0.5	
t _{d(SDCLKL_Data})	Data output valid time	-	1	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL_SDNWE)}	SDNWE valid time	-	1.5	
t _{h(SDCLKL_SDNWE)}	SDNWE hold time	0.5	-	ns
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	1.5	113
t _{h(SDCLKLSDNE)}	Chip select hold time	0.5	-	
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1	
t _{d(SDCLKL_SDNCAS)}	SDNCAS hold time	0.5	-	

^{1.} Guaranteed by characterization results.

57/

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2T _{fmc_ker_ck} - 1	2T _{fmc_ker_ck} +0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	2.5	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	2.5	
t _d (SDCLKL-SDNWE)	SDNWE valid time	-	2.5	
t _{h(SDCLKL-SDNWE)}	SDNWE hold time	0	-	ns
t _{d(SDCLKL-SDNE)}	Chip select valid time	-	3	113
t _{h(SDCLKL-SDNE)}	Chip select hold time	0	-	
t _{d(SDCLKL-SDNRAS)}	SDNRAS valid time	-	1.5	
t _{h(SDCLKL-SDNRAS)}	SDNRAS hold time	0	-	
t _{d(SDCLKL-SDNCAS)}	SDNCAS valid time	-	1.5	
t _{d(SDCLKL-SDNCAS)}	SDNCAS hold time	0	-	

Table 178. LPSDR SDRAM Write timings⁽¹⁾

7.3.18 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 179* and *Table 180* for QUADSPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics.

The following table summarizes the parameters measured in SDR mode.



^{1.} Guaranteed by characterization results.

Table 179. QUADSPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
E 1/T	QUADSPI clock	2.7 <v<sub>DD<3.6 V CL = 20 pF</v<sub>	-	-	133	MHz
F _{ck1} 1/T _{CK}	frequency	1.62 <v<sub>DD<3.6 V CL = 15 pF</v<sub>	-	-	100	IVII IZ
t _{w(CKH)}	QUADSPI clock high	PRESCALER[7:0] =	T _{CK} /2-0.5	ı	T _{CK} /2	
t _{w(CKL)}	and low time Even division	n = 0,1,3,5	T _{CK} /2	-	T _{CK} /2+0.5	
t _{w(CKH)}	QUADSPI clock high	PRESCALER[7:0] =	(n/2)*T _{CK} /(n+1)-0.5	-	(n/2)*T _{CK} / (n+1)	
t _{w(CKL)}	and low time Odd division	n = 2,4,6,8	(n/2+1)*T _{CK} /(n+1)	-	(n/2+1)*T _{CK} / (n+1)+0.5	
+	Data input setup time	2.7 <v<sub>DD<3.6 V</v<sub>	2	-	-	ns
t _{s(IN)}	Data input setup time	1.62 <v<sub>DD<3.6 V</v<sub>	2	-	-	
+	Data input hold time	2.7 <v<sub>DD<3.6 V</v<sub>	1	-	-	
t _{h(IN)}	N) Data input hold time 1.62 <v<sub>DD<3.6</v<sub>		2.5	-	-	
t _{v(OUT)}	Data output valid time	-	-	1	2	
t _{h(OUT)}	Data output hold time	-	0	-	-	

^{1.} Guaranteed by characterization results.

The following table summarizes the parameters measured in DDR mode.


577

Table 180. QUADSPI characteristics in DDR $\mathsf{mode}^{(1)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
E 1/T	QUADSPI clock frequency	2.7 <v<sub>DD<3.6 V CL = 20 pF</v<sub>	-	-	100	MHz
F _{ck1} 1/T _{CK}	QUADSF1 clock frequency	1.62 <v<sub>DD<3.6 V CL = 15 pF</v<sub>	-	-	100	IVII IZ
t _{w(CKH)}	QUADSPI clock high and	PRESCALER[7:0] =	T _{CK} /2-0.5	-	T _{CK} /2	
t _{w(CKL)}	low time Even division	n = 0,1,3,5	T _{CK} /2	-	T _{CK} /2+0.5	
t _{w(CKH)}	QUADSPI clock high and	PRESCALER[7:0] =	(n/2)*T _{CK} / (n+1)-0.5	-	(n/2)*T _{CK} / (n+1)	
t _{w(CKL)}	low time Odd division	n = 2,4,6,8	(n/2+1)*T _{CK} / (n+1)	-	(n/2+1)*T _{CK} / (n+1)+0.5	
+ +	Data input setup time	2.7 <v<sub>DD<3.6 V</v<sub>	2.5	-	-	
$t_{sr(IN)}, t_{sf(IN)}$	Data input setup time	1.62 <v<sub>DD<3.6 V</v<sub>	1.5			
t t	Data input hold time	2.7 <v<sub>DD<3.6 V</v<sub>	1	-	-	ns
$t_{hr(IN)}, t_{hf(IN)}$	Data input floid time	1.62 <v<sub>DD<3.6 V</v<sub>	2.5			
		DHHC=0	-	5	6	
t _{vr(OUT)} , t _{vf(OUT)}	Data output valid time	DHHC=1 PRESCALER[7:0] = 1,2	-	T _{CK} /4+1	T _{CK} /4+2	
		DHHC=0	3	-	-	
t _{hr(OUT)} , t _{hf(OUT)}	Data output hold time	DHHC=1 PRESCALER[7:0]=1 ,2	T _{CK} /4	-	-	

^{1.} Guaranteed by characterization results.

Figure 86. QUADSPI timing diagram - SDR mode






Figure 87. Quad-SPI timing diagram - DDR mode

Delay block (DLYB) characteristics 7.3.19

Unless otherwise specified, the parameters given in *Table 181* for Delay Block are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and VDD supply voltage summarized in Table 120: General operating conditions, with the following configuration:

Symbol Parameter Conditions Min Max Unit Тур Initial delay 1400 2200 2400 ps t_{init} $\mathsf{t}_{\scriptscriptstyle\Delta}$ **Unit Delay** 35 40 45

Table 181. Delay Block characteristics

7.3.20 16-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 182* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in Table 120: General operating conditions.

Table 182. ADC characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
V _{DDA}	Analog supply voltage for ADC ON	-		1.62	-	3.6	V	
V _{REF+}	Positive reference voltage	-		1.62	-	V_{DDA}	V	
V _{REF-}	Negative reference voltage	-			V _{SSA}		V	
			BOOST = 11	0.12	-	50		
	ADC clock	ADC clock	1.62 V ≤ VDDA ≤ 3.6 V	BOOST = 10	0.12	-	25	MHz
f _{ADC} frequency	frequency 1.62 V S VDDA S 3.6 V	BOOST = 01	0.12	-	12.5	IVITZ		
		BOOST = 00	-	-	6.25			

DS12556 Rev 6 268/336



Table 182. ADC characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter		Conditio	ns		Min	Тур	Max	Unit
		Resolution = 16 bits, V _{DDA} >2.5 V	T _J = 90 °C	f _{ADC} =36 MHz	SMP = 1.5	-	-	3.60	
		Resolution = 16 bits		f _{ADC} =37 MHz	SMP = 2.5	-	-	3.35	
	Sampling rate for	Resolution = 14 bits		f _{ADC} = 50 MHz	SMP = 2.5	-	-	5.00	
	Direct channels ⁽⁴⁾	Resolution = 12 bits	T = 105 °C	f _{ADC} = 50 MHz	SMP = 2.5	-	-	5.50	
		Resolution = 10 bits	T _J = 125 °C	f _{ADC} = 50 MHz	SMP = 1.5	-	-	7.10	
		Resolution = 8 bits		f _{ADC} = 50 MHz	SMP = 1.5	-	-	8.30	
		Resolution = 16 bits, V _{DDA} >2.5 V	T _J = 90 °C	f _{ADC} =32 MHz	SMP = 2.5	-	-	2.90	
f _s ⁽³⁾		Resolution = 16 bits		f _{ADC} =31 MHz	SMP = 2.5	-	-	2.80	MCna
T _S (-)	Sampling rate for Fast channels	Resolution = 14 bits		f _{ADC} = 33 MHz	SMP = 2.5	-	-	3.30	MSps
		Resolution = 12 bits	T - 405 °C	f _{ADC} = 39 MHz	SMP = 2.5	-	-	4.30	
	Resolution = 10 bits	T _J = 125 °C	f _{ADC} = 48 MHz	SMP = 2.5	-	-	6.00		
	Resolution = 8 bits		f _{ADC} = 50 MHz	SMP = 2.5	-	-	7.10		
	Resolution = 16 bits	T _J = 90 °C			-	-			
	resolution = 14 bits				-	-			
	Sampling rate for Slow channels	resolution = 12 bits	T = 125 °C	f _{ADC} = 10 MHz	SMP = 1.5	-	-	1.00	
		resolution = 10 bits	T _J = 125 °C			-	-		
		resolution = 8 bits				-	-		
t _{TRIG}	External trigger period	Resolution = 16 l	oits			-	-	10	1/ f _{ADC}
V _{AIN} ⁽⁵⁾	Conversion voltage range	-				0	-	V _{REF+}	V
V _{CMIV}	Common mode input voltage	-				V _{REF} /2 - 10%	V _{REF} /	V _{REF} /2 + 10%	V
		Resolution = 16 bits, T _J	= 125 °C	-	-	-	-	170	
		Resolution = 14 bits, T _J	= 125 °C	-	-	-	-	435	
R _{AIN} ⁽⁶⁾	External input impedance	Resolution = 12 bits, T	_J =125 °C	-	-	-	-	1150	Ω
	poddoo	Resolution = 10 bits, T _J	= 125 °C	-	-	-	-	5650	
		Resolution = 8 bits, T _J	= 125 °C	-	-	-	-	26500	
C _{ADC}	Internal sample and hold capacitor	-				-	4	-	pF
t _{ADCVREG}	ADC LDO startup time	-				-	5	10	us
t _{STAB}	ADC Power-up time	LDO already started				1	-	-	conver sion cycle
t _{CAL}	Offset and linearity calibration time	-				165010	-	-	1/f _{ADC}
t _{OFF} _	Offset calibration time	-				1280	-	-	1/f _{ADC}



Table 182. ADC characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions			Тур	Max	Unit
	Trigger	CKMODE = 00		1.5	2	2.5	
t _{LATR} conversion latency regular and injected channels without conversion abort	CKMODE = 01		-	-	2.5	1/f _{ADC}	
	CKMODE = 10		-	-	2.5		
	CKMODE = 11		-	-	2.25		
	Trigger conversion latency regular	CKMODE = 00		2.5	3	3.5	
		CKMODE = 01		-	-	3.5	1/f _{ADC}
t _{LATRINJ}	injected channels aborting a regular	CKMODE = 10		-	-	3.5	
	conversion	CKMODE = 11		-	-	3.25	
t _S	Sampling time	-		1.5	-	810.5	1/f _{ADC}
t _{CONV}	Total conversion time (including sampling time)	Resolution = N bits		ts + 0.5 + N/2	-	-	1/f _{ADC}



Table 182. ADC characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditio	ns	·	Min	Тур	Max	Unit
	ADC consumption	Resolution = 16 bits, f _{ADC} =25 MHz	-	-	-	1440	-	
	on V _{DDA} , BOOST=11,	Resolution = 14 bits, f _{ADC} =30 MHz	-	-	-	1350	-	
	Differential mode	Resolution = 12 bits, f _{ADC} =40 MHz	-	-	-	990	-	
	ADC consumption	Resolution = 16 bits	-	-	-	1080	-	
I _{DDA_D}	on V _{DDA} BOOST=10,	Resolution = 14 bits	-	-	-	810	-	
	Differential mode f _{ADC} =25 MHz	Resolution = 12 bits	-	-	-	585	-	
(ADC)	ADC consumption	Resolution = 16 bits	-	-	-	630	-	
	on V _{DDA} BOOST=01,	Resolution = 14 bits	-	-	-	432	-	
	Differential mode f _{ADC} =12.5 MHz	Resolution = 12 bits	-	-	-	315	-	
	ADC consumption	Resolution = 16 bits	-	-	-	360	-	
	on V _{DDA} BOOST=00, Differential mode f _{ADC} =6.25 MHz	Resolution = 14 bits	-	-	-	270	-	
		Resolution = 12 bits	-	-	-	225	-	
	ADC consumption	Resolution = 16 bits, f _{ADC} =25 MHz	-	-	-	720	-	
	on V _{DDA} BOOST=11, Single-ended mode	Resolution = 14 bits, f _{ADC} =30 MHz	-	-	-	675	-	
		Resolution = 12 bits, f _{ADC} =40 MHz	-	-	-	495	-	
	ADC consumption	Resolution = 16 bits	-	-	-	540	-	μA
	on V _{DDA} BOOST=10, Singl-ended mode f _{ADC} =25 MHz	Resolution = 14 bits	-	-	-	405	-	
		Resolution = 12 bits	-	-	-	292.5	-	
I _{DDA_SE} (ADC)	ADC consumption	Resolution = 16 bits	-	-	-	315	-	
7.50)	on V _{DDA} BOOST=01,	Resolution = 14 bits	-	-	-	216	-	
	Single-ended mode f _{ADC} =12.5 MHz	Resolution = 12 bits	-	-	-	157.5	-	
	ADC consumption	Resolution = 16 bits	-	-	-	180	-	
	on V _{DDA} BOOST=00,	Resolution = 14 bits	-	-	-	135	-	
	Single-ended mode f _{ADC} =6.25 MHz	Resolution = 12 bits	-	-	-	112.5	-	
		f _{ADC} =50 MHz	-	-	-	400	-	
		f _{ADC} =25 MHz	-	-	-	220	-	
I _{DD} (ADC)	ADC consumption on V _{DD}	f _{ADC} =12.5 MHz	-	-	-	180	-	
		f _{ADC} =6.25 MHz	-	-	-	120	1	
		f _{ADC} =3.125 MHz	-	-	-	80	-	

- 1. Guaranteed by design.
- 2. The voltage booster on ADC switches must be used for VDDA < 2.4 V (embedded I/O switches).
- 3. These values are valid for UFBGA176+25 and one ADC. Refer to *Getting started with the STM32H7 Series MCU 16-bit ADC* (AN5354) for values of other packages and multiple ADCs operation.
- 4. Direct channels are connected to analog I/Os (PA0_C, PA1_C, PC2_C and PC3_C) to optimize ADC performance.
- 5. Depending on the package, V_{REF+} can be internally connected to V_{DDA} and V_{REF-} to V_{SSA} .
- 6. The tolerance is 10 LSBs for 16-bit resolution, 4 LSBs for 14-bit resolution, and 2 LSBs for 12-bit, 10-bit and 8-bit resolutions.



DS12556 Rev 6 271/336

Table 183. Minimum sampling time vs $R_{AIN}^{(1)(2)}$

		Mini	mum sampling tim	ne (s)	
Resolution	RAIN (Ω)	Direct channels ⁽³⁾	Fast channels ⁽⁴⁾	Slow channels ⁽⁵⁾	
16 bits	47	7.37E-08	1.14E-07	1.72E-07	
	47	6.29E-08	9.74E-08	1.55E-07	
	68	6.84E-08	1.02E-07	1.58E-07	
14 bits	100	7.80E-08	1.12E-07	1.62E-07	
	150	9.86E-08	1.32E-07	1.80E-07	
	220	1.32E-07	1.61E-07	2.01E-07	
	47	5.32E-08	8.00E-08	1.29E-07	
	68	5.74E-08	8.50E-08	1.32E-07	
	100	6.58E-08	9.31E-08	1.40E-07	
12 bits	150	8.37E-08	1.10E-07	1.51E-07	
12 Dits	220	1.11E-07	1.34E-07	1.73E-07	
	330	1.56E-07	1.78E-07	2.14E-07	
	470	2.16E-07	2.39E-07	2.68E-07	
	680	3.01E-07	3.29E-07	3.54E-07	
	47	4.34E-08	6.51E-08	1.08E-07	
	68	4.68E-08	6.89E-08	1.11E-07	
	100	5.35E-08	7.55E-08	1.16E-07	
	150	6.68E-08	8.77E-08	1.26E-07	
	220	8.80E-08	1.08E-07	1.40E-07	
10 bits	330	1.24E-07	1.43E-07	1.71E-07	
TO DIES	470	1.69E-07	1.89E-07	2.13E-07	
	680	2.38E-07	2.60E-07	2.80E-07	
	1000	3.45E-07	3.66E-07	3.84E-07	
	1500	5.15E-07	5.35E-07	5.48E-07	
	2200	7.42E-07	7.75E-07	7.78E-07	
	3300	1.10E-06	1.14E-06	1.14E-06	



Table 183. Minimum sampling time vs $R_{AIN}^{(1)(2)}$ (continued)

		Mini	mum sampling tim	ne (s)
Resolution	RAIN (Ω)	Direct channels ⁽³⁾	Fast channels ⁽⁴⁾	Slow channels ⁽⁵⁾
	47	3.32E-08	5.10E-08	8.61E-08
	68	3.59E-08	5.35E-08	8.83E-08
	100	4.10E-08	5.83E-08	9.22E-08
	150	5.06E-08	6.76E-08	9.95E-08
	220	6.61E-08	8.22E-08	1.11E-07
	330	9.17E-08	1.08E-07	1.32E-07
	470	1.24E-07	1.40E-07	1.63E-07
0 hita	680	1.74E-07	1.91E-07	2.12E-07
8 bits	1000	2.53E-07	2.70E-07	2.85E-07
	1500	3.73E-07	3.93E-07	4.05E-07
	2200	5.39E-07	5.67E-07	5.75E-07
	3300	8.02E-07	8.36E-07	8.38E-07
	4700	1.13E-06	1.18E-06	1.18E-06
	6800	1.62E-06	1.69E-06	1.68E-06
	10000	2.36E-06	2.47E-06	2.45E-06
	15000	3.50E-06	3.69E-06	3.65E-06

^{1.} Guaranteed by design.



^{2.} Data valid at up to 125 °C, with a 47 pF PCB capacitor, and V_{DDA} =1.6 V.

^{3.} Direct channels are connected to analog I/Os (PA0_C, PA1_C, PC2_C and PC3_C) to optimize ADC performance.

^{4.} Fast channels correspond to PF3, PF5, PF7, PF9, PA6, PC4, PB1, PF11 and PF13.

^{5.} Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 184. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Cor	nditions ⁽³⁾	Min	Тур	Max	Unit
		Direct	Single ended	-	+10/–20	-	
		channel	Differential	-	±15	-	
ET	Total undadjusted error	Fast channel	Single ended	-	+10/–20	-	
E1		rasi channei	Differential	-	±15	-	
		Slow	Single ended	-	±10	-	
		channel	Differential		±10	-	
EO	Offset error		-	-	±10	-	
EG	Gain error		-	-	±15	-	LSB
ED	Differential linearity error	Sin	Single ended		+3/–1	-	LSB
ED	Differential infeatity error	Di	fferential	-	+4.5/–1	-	
		Direct channel	Single ended	-	±11	-	
	Integral linearity error		Differential	-	±7	-	
EL		Fast channel -	Single ended	-	±13	-	
EL			Differential	-	±7	-	
		Slow	Single ended	-	±10	-	
		channel	Differential	-	±6	-	
ENOB	Effective number of bits	Sin	gle ended	-	12.2	-	Bits
ENOB	Ellective number of bits	Di	fferential	-	13.2	-	DILS
SINAD	Signal-to-noise and	Sin	gle ended	-	75.2	-	
SINAD	distortion ratio	Di	fferential	-	81.2	-	
SNR	Signal to poins retic	Sin	gle ended	-	77.0	-	ЧD
SINK	Signal-to-noise ratio	Differential		-	81.0	-	dB
TUD	Total harmonia diate	Sin	gle ended	-	87	-	
וחט	THD Total harmonic distortion		fferential	-	90	-	

^{1.} Data guaranteed by characterization for BGA packages. The values for LQFP packages might differ.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 7.3.14 does not affect the ADC accuracy.



^{2.} ADC DC accuracy values are measured after internal calibration.

^{3.} ADC clock frequency = 25 MHz, ADC resolution = 16 bits, $V_{DDA}=V_{REF+}=3.3 \text{ V}$ and BOOST=11.




Figure 88. ADC accuracy characteristics (example for 12-bit resolution)


- 1. Example of an actual transfer curve.
- 2. Ideal transfer curve.

correlation line.

- End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.

 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point

Figure 89. Typical connection diagram using the ADC



- 1. Refer to Table 182 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.



DS12556 Rev 6 275/336

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 90* or *Figure 91*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 90. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})


STM32

1 µF // 100 nF

1 µF // 100 nF

MSV50648V1

1. V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .



V_{REF+} input is available on all package whereas the V_{REF-} s available only on UFBGA176+25 and TFBGA240+25. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA}.

7.3.21 DAC characteristics

Table 185. DAC characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-		1.8	3.3	3.6	
V _{REF+}	Positive reference voltage	-		1.80	-	V_{DDA}	V
V _{REF-}	Negative reference voltage	-		-	V _{SSA}	-	•
R _L	Resistive Load	DAC output buffer	connected to V _{SSA}	5	-	-	
11	Nesistive Load	ON	connected to V _{DDA}	25	i	-	kΩ
R _O	Output Impedance	DAC output buffer OFF		10.3	13	16	
D	Output impedance sample and hold mode, output buffer ON	DAC output buffer	V _{DD} = 2.7 V	-	-	1.6	kΩ
R _{BON}		ON	V _{DD} = 2.0 V	-	-	2.6	K12
R _{BOFF}	Output impedance sample and hold mode, output buffer OFF	DAC output buffer	V _{DD} = 2.7 V	-	-	17.8	- kΩ
		OFF	V _{DD} = 2.0 V	-	-	18.7	
C _L	Capacitive Load	DAC output buffer OFF		-	-	50	pF
C _{SH}	Capacitive Load	Sample and Hold mode		-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V _{DDA} -0.2	V
	output	DAC output buffer OFF		0	-	V _{REF+}	
	0-44: 4: 45-11		±0.5 LSB	-	2.05	-	
	Settling time (full scale: for a 12-bit code transition	Normal mode, DAC	±1 LSB	-	1.97	-	1
	between the lowest and the highest input codes	output buffer ON, C _L ≤ 50 pF,	±2 LSB	-	1.67	-	
t _{SETTLING}	when DAC_OUT reaches	R _L ≥ 5 kΩ	±4 LSB	-	1.66	-	μs
	the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB,		±8 LSB	-	1.65	-	
	±8LSB)	Normal mode, DAC of OFF, ±1LSB C _L		-	1.7	2	
(2)	Wakeup time from off state (setting the ENx bit	Normal mode, DAC of ON, $C_L \le 50 \text{ pF, I}$		-	5	7.5	
t _{WAKEUP} ⁽³⁾	in the DAC Control register) until the final value of ±1LSB is reached	Normal mode, DAC output buffer OFF, C _L ≤ 10 pF			2	5	μs
PSRR	DC V _{DDA} supply rejection ratio	Normal mode, DAC of ON, $C_L \le 50 \text{ pF, I}$		-	-80	-28	dB



DS12556 Rev 6 277/336

Table 185. DAC characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Condition	ıs	Min	Тур	Max	Unit	
	Sampling time in Sample and Hold mode	MODE<2:0>_V12 (BUFFER C		ı	0.7	2.6	- ms	
t _{SAMP}	C _L =100 nF (code transition between the lowest input code and	MODE<2:0>_V (BUFFER O		-	11.5	18.7	1113	
	the highest input code when DAC_OUT reaches the ±1LSB final value)	MODE<2:0>_V (INTERNAL BUFF		-	0.3	0.6	μs	
C _{lint}	Internal sample and hold capacitor	-		1.8	2.2	2.6	pF	
t _{TRIM}	Middle code offset trim time	Minimum time to ver code	ify the each	50	-	-	μs	
V	Middle code offset for 1	V _{REF+} = 3.6 V V _{REF+} = 1.8 V		ı	850	-	μV	
V _{offset}	trim code step			ı	425	-	μν	
	DAC quiescent consumption from V _{DDA}	DAC output buffer ON	No load, middle code (0x800)	-	360	-		
		Si.	No load, worst code (0xF1C)	-	490	-		
I _{DDA(DAC)}		DAC output buffer OFF	No load, middle/wor st code (0x800)	-	20	-		
		Sample and Hold mode, C _{SH} =100 nF		-	360*T _{ON} / (T _{ON} +T _{OFF})	-		
		DAC output buffer	No load, middle code (0x800)	-	170	-	μА	
		ON	No load, worst code (0xF1C)	-	170	-		
I _{DDV} (DAC)	DAC consumption from V _{REF+}	DAC output buffer OFF	No load, middle/wor st code (0x800)	-	160	-		
		Sample and Hold m ON, C _{SH} =100 nF (v		-	170*T _{ON} / (T _{ON} +T _{OFF})	-		
		Sample and Hold m OFF, C _{SH} =100 nF (v		-	160*T _{ON} / (T _{ON} +T _{OFF})	-		

^{1.} Guaranteed by design unless otherwise specified.



- 2. TBD stands for "to be defined".
- 3. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
- 4. T_{ON} is the refresh phase duration, while T_{OFF} is the hold phase duration. Refer to the product reference manual for more details.

Table 186. DAC accuracy⁽¹⁾

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
DNII	Differential non	DAC outpu	it buffer ON	-2	-	2	LCD
DNL	linearity ⁽²⁾	DAC output	t buffer OFF	-2	-	2	LSB
-	Monotonicity	10	bits	-	-	-	-
INL	Integral non linearity ⁽³⁾	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$		-4	-	4	LSB
IINL	integral non linearity		buffer OFF, pF, no R _L	-4	-	4	LOB
		DAC output	V _{REF+} = 3.6 V	-	-	±15	
Offset	Offset error at code 0x800 ⁽³⁾	buffer ON, $C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±30	LSB
			DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±5	LSB
	Offset error at code 0x800 after factory calibration	DAC output	V _{REF+} = 3.6 V	-	-	±6	
OffsetCal		buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7	LSB
Gain	Gain error ⁽⁵⁾		er ON,C _L ≤ 50 pF, : 5 kΩ	-	-	±1	%
Gaill	Gain enoi*	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	±	±1	- %
	(0)		r ON,C _L ≤ 50 pF, z, BW = 500 KHz	-	67.8	-	
SNR	Signal-to-noise ratio ⁽⁶⁾	DAC output buffer OFF, $C_L \le 50$ pF, no R_L , 1 kHz, BW = 500 KHz		-	67.8	-	dB
THD	Total harmonic	DAC output buffe R _L ≥ 5 k	r ON, C _L ≤ 50 pF, Ω , 1 kHz	-	-78.6	-	dD
טהוו	distortion ⁽⁶⁾	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$		-	-78.6	-	dB
SINAD	SINAD Signal-to-noise and		DAC output buffer ON, $C_L \le 50 \text{ pF}$, $R_L \ge 5 \text{ k}\Omega$, 1 kHz		67.5	-	dР
SINAD	distortion ratio ⁽⁶⁾		buffer OFF, no R _L , 1 kHz	-	67.5	-	- dB




Table 186. DAC ac	curacy ⁽¹⁾ (continued)
-------------------	-----------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ENOB	Effective number of	DAC output buffer ON, $C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$, 1 kHz	-	10.9	-	bits
	bits	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$	-	10.9	10.9 -	

- 1. Guaranteed by characterization.
- 2. Difference between two consecutive codes minus 1 LSB.
- Difference between the value measured at Code i and the value measured at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when the buffer is OFF, and from code giving 0.2 V and (V_{REF+} - 0.2 V) when the buffer is ON.
- 6. Signal is -0.5dBFS with $F_{sampling}$ =1 MHz.

Figure 92. 12-bit buffered /non-buffered DAC



 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.



7.3.22 Voltage reference buffer characteristics

Table 187. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit
			VSCALE = 000	2.8	3.3	3.6	
		Normal mode	VSCALE = 001	2.4	-	3.6	
		Normai mode	VSCALE = 010	2.1	-	3.6	
V	Analog supply voltage		VSCALE = 011	1.8	-	3.6	
V _{DDA}			VSCALE = 000	1.62	-	2.80	
		Dograded mode	VSCALE = 001	1.62	ī	2.40	
		Degraded mode	VSCALE = 010	1.62	-	2.10	
			VSCALE = 011	1.62	-	1.80	
			VSCALE = 000	2.498	2.5	2.5035	
		Normal made	VSCALE = 001	2.046	2.049	2.052	V
V _{REFBUF} E		Normal mode	VSCALE = 010	1.801	1.804	1.806	
			VSCALE = 011	1.4995	1.5015	1.504	
	Voltage Reference Buffer Output, at 30 °C,	Degraded mode ⁽²⁾	VSCALE = 000	V _{DDA} - 150 mV	-	V_{DDA}	
_OUT	I _{load} = 100 μA		VSCALE = 001	V _{DDA} - 150 mV	-	V _{DDA}	
			VSCALE = 010	V _{DDA} - 150 mV	-	V_{DDA}	
			VSCALE = 011	V _{DDA} - 150 mV	-	V_{DDA}	
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%
C _L	Load capacitor	-	-	0.5	1	1.50	uF
esr	Equivalent Serial Resistor of C _L	-	-	-	-	2	Ω
I _{load}	Static load current	-	-	-	-	4	mA
	Line on sudeking	0.01/41/4 40.01/	I _{load} = 500 μA	-	200	-	0 <i>(</i>
I _{line_reg}	Line regulation	2.8 V ≤ V _{DDA} ≤ 3.6 V	I _{load} = 4 mA	-	100	-	ppm/V
I _{load_reg}	Load regulation	500 μA ≤ I _{LOAD} ≤ 4 mA	Normal Mode	-	50	-	ppm/ mA
T _{coeff}	Temperature coefficient	-40 °C < T _J < +125 °C		-	-	T _{coeff} V _{REFINT} + 100	ppm/ °C
PSRR	Power supply rejection	DC	-	-	60	-	dB
I OIXIX	1 Ower supply rejection	100KHz	-	-	40	-	QD.



			•				
Symbol	Parameter	Condition	Min	Тур	Max	Unit	
		C _L =0.5 μF	-	-	300	-	
t _{START} Start	Start-up time	C _L =1 μF	-	-	500	-	μs
		C _L =1.5 μF		-	-	650	-
I _{INRUSH}	Control of maximum DC current drive on V _{REFBUF_OUT} during startup phase ⁽³⁾	-		-	8	-	mA
	VREFBUF	I _{LOAD} = 0 μA	-	-	15	25	
I _{DDA(VRE} FBUF)	consumption from	I _{LOAD} = 500 μA	-	-	16	30	μΑ
	V_{DDA}	I _{LOAD} = 4 mA	-	-	32	50	1

Table 187. VREFBUF characteristics⁽¹⁾ (continued)

7.3.23 Temperature sensor characteristics

Table 188. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		-	3	°C
Avg_Slope ⁽²⁾	Average slope	-	2	-	mV/°C
V ₃₀ ⁽³⁾	Voltage at 30°C ± 5 °C	-	0.62	-	V
t _{start_run}	Startup time in Run mode (buffer startup)	-	-	25.2	110
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	9	9 µs		μδ
I _{sens} ⁽¹⁾	Sensor consumption	-	0.18		
I _{sensbuf} ⁽¹⁾	Sensor buffer consumption	-	3.8	6.5	μΑ

^{1.} Guaranteed by design.

Table 189. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	Temperature sensor raw data acquired value at 30 °C, V_{DDA} =3.3 V	0x1FF1 E820 -0x1FF1 E821
TS_CAL2	Temperature sensor raw data acquired value at 130 °C, V _{DDA} =3.3 V	0x1FF1 E840 - 0x1FF1 E841



^{1.} Guaranteed by design.

^{2.} In degraded mode, the voltage reference buffer cannot accurately maintain the output voltage (V_{DDA}-drop voltage).

^{3.} To properly control VREFBUF I_{INRUSH} current during the startup phase and the change of scaling, V_{DDA} voltage should be in the range of 1.8 V-3.6 V, 2.1 V-3.6 V, 2.4 V-3.6 V and 2.8 V-3.6 V for VSCALE = 011, 010, 001 and 000, respectively.

^{2.} Guaranteed by characterization.

^{3.} Measured at V_{DDA} = 3.3 V \pm 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.

7.3.24 Temperature and V_{BAT} monitoring

Table 190. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	26	-	ΚΩ
Q	Ratio on V _{BAT} measurement	-	4	1	-
Er ⁽¹⁾	Error on Q	-10	-	+10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading V _{BAT} input	9	1	-	μs
$V_{BAThigh}$	High supply monitoring	-	3.55	-	V
V _{BATlow}	Low supply monitoring	-	1.36	-	V

^{1.} Guaranteed by design.

Table 191. V_{BAT} charging characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
P. Pattery charging register		VBRS in PWR_CR3= 0	-	5	-	ΚΩ
R _{BC} Battery charging	Battery charging resistor	VBRS in PWR_CR3= 1		1.5	-	1322

Table 192. Temperature monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
TEMP _{high}	High temperature monitoring	-	117	-	Ç
TEMP _{low}	Low temperature monitoring	-	- 25	-	C

7.3.25 Voltage booster for analog switch

Table 193. Voltage booster for analog switch characteristics⁽¹⁾

Symbol	Parameter	Condition		Тур	Max	Unit
V_{DD}	Supply voltage	-	1.62	2.6	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	-	50	μs
1	Booster consumption	1.62 V ≤ V _{DD} ≤ 2.7 V	-	-	125	μA
IDD(BOOST)	Booster Consumption	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	-	-	250	μΛ

^{1.} Guaranteed by characterization results.



7.3.26 Comparator characteristics

Table 194. COMP characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage		-	1.62	3.3	3.6		
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V	
V _{BG}	Scaler input voltage		-		(2)			
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV	
1	Scaler static consumption from V _{DDA}	BRG_EN=	BRG_EN=0 (bridge disable) BRG_EN=1 (bridge enable)		0.2	0.3		
IDDA(SCALER)		BRG_EN=			0.8	1	μΑ	
t _{START_SCALER}	Scaler startup time		-	-	140	250	μs	
	Comparator startup time to	High-	speed mode	-	2	5		
t _{START}	reach propagation delay	Med	dium mode	-	5	20	μs	
	specification	Ultra-lo	w-power mode	-	15	80		
	Propagation delay for	High-	speed mode	-	50	80	ns	
t _D ⁽³⁾	200 mV step with 100 mV overdrive	Medium mode		-	0.5	1.2		
		Ultra-low-power mode		-	2.5	7	μs	
	Propagation delay for step > 200 mV with 100 mV overdrive only on positive	High-speed mode		-	50	120	ns	
		Medium mode		-	0.5	1.2		
	inputs	Ultra-lo	w-power mode	-	2.5	7	μs	
V _{offset}	Comparator offset error	Full comr	mon mode range	-	±5	±20	mV	
		No	hysteresis	-	0	-		
N/	Campanatas hyatasaia	Low hysteresis		5	10	22	mV	
V_{hys}	Comparator hysteresis	Medium hysteresis		8	20	37		
		High hysteresis		16	30	52		
			Static	-	400	600		
		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	800	-	nA	
			Static	-	5	7		
I _{DDA} (COMP)	Comparator consumption from V _{DDA}		Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	
			Static	-	70	100	μA	
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-		

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 125: Embedded reference voltage.

3. Guaranteed by characterization results.

7.3.27 Operational amplifier characteristics

Table 195. Operational amplifier characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage Range	-	2	3.3	3.6	V
CMIR	Common Mode Input Range	-	0	-	V _{DDA}	V
		25°C, no load on output	-	-	±1.5	
VI _{OFFSET}	Input offset voltage	All voltages and temperature, no load	-	-	±2.5	mV
ΔVI _{OFFSET}	Input offset voltage drift	-	-	±3.0	-	μV/°C
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1*V _{DDA})	-	-	1.1	1.5	- mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9*V _{DDA})	-	-	1.1	1.5	- IIIV
I _{LOAD}	Drive current	-	-	-	500	
I _{LOAD_PGA}	Drive current in PGA mode	-	-	-	270	μA
C _{LOAD}	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	80	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{pf} / $ $R_{LOAD} \ge 4 \text{ k}\Omega^{(1)} \text{ at 1 kHz,}$ $V_{com} = V_{DDA}/2$	50	66	-	dB
GBW	Gain bandwidth for high supply range	200 mV ≤ Output dynamic range ≤ V _{DDA} - 200 mV	4	7.3	12.3	MHz
SR	Slew rate (from 10% and	Normal mode	-	3	-	\//us
SK	90% of output voltage)	High-speed mode	-	30	-	V/µs
AO	Open loop gain	200 mV ≤ Output dynamic range ≤ V _{DDA} - 200 mV	59	90	129	dB
φm	Phase margin	-	-	55	-	0
GM	Gain margin	-	-	12	-	dB
V _{OHSAT}	High saturation voltage	I _{load} =max or R _{LOAD} =min, Input at V _{DDA}	V _{DDA} -100 mV	-	-	mV
V _{OLSAT}	Low saturation voltage	I _{load} =max or R _{LOAD} =min, Input at 0 V	-	ı	100] IIIV



Table 195. Operational amplifier characteristics (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
	Wake up time from OFF	Normal mode	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega$, follower configuration	-	0.8	3.2	
^t WAKEUP	state	High speed mode	$C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega$, follower configuration	-	0.9	2.8	· µs
		PC	GA gain = 2	-1	-	1	
	Non inverting gain error	PC	GA gain = 4	-2	-	2	
	value	PC	GA gain = 8	-2.5	-	2.5	
		PG	SA gain = 16	-3	-	3	
	Inverting gain error value	PGA gain = 2		-1	-	1	
PGA gain		PC	GA gain = 4	-1	-	1	%
PGA gaiii		PGA gair		GA gain = 8	-2	-	2
		PGA gain = 16		-3	-	3	
		PGA gain = 2		-1	-	1	
	External non-inverting gain	PGA gain = 4		-3	-	3	
	error value	PGA gain = 8		-3.5	-	3.5	
		PGA gain = 16		-4	-	4	
		P	PGA Gain=2		10/10	-	
	R2/R1 internal resistance values in non-inverting	P	PGA Gain=4		30/10	-	
	PGA mode ⁽²⁾	P	GA Gain=8	-	70/10	-	
D		PC	GA Gain=16	-	150/10	-	kΩ/
R _{network}		PG	SA Gain = -1	-	10/10	-	kΩ
	R2/R1 internal resistance values in inverting PGA	PG	GA Gain = -3	-	30/10	-	
	mode ⁽²⁾	PG	GA Gain = -7	-	70/10	-	
		PGA Gain = -15		-	150/10	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%

Symbol Parameter Conditions Min Max Unit Typ Gain=2 GBW/2 Gain=4 GBW/4 PGA bandwidth for MHz different non inverting gain Gain=8 GBW/8 Gain=16 **GBW/16 PGA BW** Gain = -15.00 Gain = -33.00 PGA bandwidth for MHz different inverting gain Gain = -71.50 Gain = -150.80 at 140 1 KHz output loaded nV/√ en Voltage noise density with 4 kΩ Hz at 55 10 KHz Normal 570 1000 mode no Load, **OPAMP** consumption from μΑ quiescent mode, I_{DDA(OPAMP)} High- V_{DDA} follower 610 1200 speed mode

Table 195. Operational amplifier characteristics (continued)

7.3.28 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 196* for DFSDM are derived from tests performed under the ambient temperature, fPCLKx frequency and supply voltage conditions summarized in *Table 120: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_L = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (DìFSDM CKINX, DFSDM DATINX, DFSDM CKOUT for DFSDM).



^{1.} R_{I OAD} is the resistive load connected to VSSA or to VDDA.

R2 is the internal resistance between the OPAMP output and th OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

Table 196. DFSDM measured timing - 1.62-3.6 V

Symbol	Parameter	Condit	tions	Min	Тур	Max	Unit
f _{DFSDMCLK}	DFSDM clock	1.62 < V _{DE}) < 3.6 V	-	-	250	
		SPI mode (SIT External clock mode (1.62 < V _{DE}	SPICKSEL[1:0]=0),	-	-	20	
f _{CKIN}	Input clock	SPI mode (SIT External clock mode (2.7 < V _{DD}	SPICKSEL[1:0]=0),	-	-	20	MHz
(1/T _{CKIN})	frequency	SPI mode (SIT Internal clock mode (1.62 < V _{DE}	SPICKSEL[1:0] ¹ 0),	-	-	20	IVITIZ
		Internal clock mode (SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]¹0), 2.7 < V _{DD} < 3.6 V		-	20	
f _{CKOUT}	Output clock frequency	1.62 < V _{DE}	₀ < 3.6 V	-	-	20	
DuCy _{CK}	Output clock frequency	1.62 < V _{DD} < 3.6 V	Even division, CKOUTDIV[7:0] = 1, 3, 5	45	50	55	%
OUT	duty cycle	1.02 < V _{DD} < 3.0 V	Odd division, CKOUTDIV[7:0] = 2, 4, 6	(((n/2+1)/(n+1)) *100)–5	(((n/2+1)/(n+1)) *100)	(((n/2+1)/(n+1)) *100)+5	70
$t_{\text{wh}(\text{CKIN})} \\ t_{\text{wl}(\text{CKIN})}$	Input clock high and low time	SPI mode (SIT External clock mode (1.62 < V _{DE}	SPICKSEL[1:0]=0),	T _{CKIN} /2-0.5	T _{CKIN} /2	-	
t _{su}	Data input setup time	SPI mode (SIT External clock mode (1.62 < V _{DE}	SPICKSEL[1:0]=0),	1.5	-	-	
t _h	Data input hold time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.62 < V _{DD} < 3.6 V		0.5	-	-	ns
T _{Manchester}	Manchester data period (recovered clock period)	Manchester mode Internal clock mode (1.62 < V _{DE}	SPICKSEL[1:0]10),	(CKOUTDIV+1) * T _{DFSDMCLK}	-	(2*CKOUTDIV) * T _{DFSDMCLK}	




Figure 93. Channel transceiver timing diagrams



7.3.29 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 197* for DCMI are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage summarized in *Table 120: General operating conditions*, with the following configuration:

- DCMI_PIXCLK polarity: falling
- DCMI VSYNC and DCMI HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load C_L=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS1

Table 197. DCMI characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio DCMI_PIXCLK/f _{HCLK}	-	0.4	-
DCMI_PIXCLK	Pixel Clock input	-	80	MHz
D _{pixel}	Pixel Clock input duty cycle	30	70	%
t _{su(} DATA)	Data input setup time	3	-	
t _h (DATA)	Data hold time	1	-	_
tsu(HSYNC), tsu(VSYNC)	DCMI_HSYNC/ DCMI_VSYNC input setup time	2	-	ns
th(HSYNC), th(VSYNC)	DCMI_HSYNC/ DCMI_VSYNC input hold time	1	-	-

^{1.} Guaranteed by characterization results.

Figure 94. DCMI timing diagram 1/DCMI_PIXCLK DCMI_PIXCLK th(HSYNC) t_{su(HSYNC)} DCMI_HSYNC t_{h(HSYNC)} DCMI_VSYNC DATA[0:13] MS32414V2

7.3.30 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 198* for LCD-TFT are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage summarized in *Table 120: General operating conditions*, with the following configuration:

- LCD_CLK polarity: high
- LCD_DE polarity: low
- LCD_VSYNC and LCD_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_L=30 pF
- Measurement points are done at CMOS levels: 0.5VDD
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS1

Table 198. LTDC characteristics⁽¹⁾

Symbol		Parameter			Max	Unit
	LTDC clock	2.7 <v<sub>DD<3.6 V 20pF</v<sub>			150	
f _{CLK}	output frequency	2.7<\	√ _{DD} <3.6 V	-	133	MHz
		1.62<	V _{DD} <3.6 V		90	
D _{CLK}	LTDO	C clock output	duty cycle	45	55	%
t _{w(CLKH),} t _{w(CLKL)}	Clo	ock High time,	low time	t _{w(CLK)} //2-0.5	t _{w(CLK)} //2+0.5	
t _{v(DATA)}	Data outpu	Data output valid time			0.5	_
t _{h(DATA)}	– Data Outpu	t valid tillie	1.62 <v<sub>DD<3.6 V</v<sub>	-	5	
t _{v(DATA)}	Г	ata output hol	d time	0	-	
t _{v(HSYNC),}	HSYNCA/SYI	NC/DE output	2.7 <v<sub>DD<3.6 V</v<sub>	-	0.5	
$t_{v(VSYNC),} \ t_{v(DE)}$		ISYNC/VSYNC/DE output valid time		-	5	
t _{h(HSYNC),} t _{h(VSYNC)} , t _{h(DE)}	HSYNC/	VSYNC/DE ou	tput hold time	0	-	

^{1.} Guaranteed by characterization results.







Figure 95. LCD-TFT horizontal timing diagram





7.3.31 Timer characteristics

The parameters given in Table 199 are guaranteed by design.

Refer to Section 7.3.15: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
1	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 240 MHz	1	-	t _{TIMxCLK}
^t res(TIM)	Time resolution time	AHB/APBx prescaler>4, f _{TIMxCLK} = 120 MHz	1	-	t _{TIMxCLK}
f _{EXT}	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 240 MHz	0	f _{TIMxCLK} /2	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t _{TIMxCLK}

Table 199. TIMx characteristics⁽¹⁾⁽²⁾

7.3.32 Communication interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I₂C-bus specification and user manual revision 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timings requirements are guaranteed by design when the I²C peripheral is properly configured (refer to RM0399 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below:



^{1.} TIMx is used as a general term to refer to the TIM1 to TIM17 timers.

^{2.} Guaranteed by design.

^{3.} The maximum timer frequency on APB1 or APB2 is up to 240 MHz, by setting the TIMPRE bit in the RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = $4x F_{rcc_pclkx_d2}$.

Symbol Parameter Condition Min Unit Standard-mode 2 Analog Filtre ON 8 DNF=0 Fast-mode MHz Analog Filtre OFF **I2CCLK** 9 f(I2CCLK) DNF=1 frequency Analog Filtre ON 17 DNF=0 Fast-mode Plus Analog Filtre OFF 16 DNF=1

Table 200. Minimum i2c_ker_ck frequency in all I²C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but still present.
- The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C_{Load} supported in Fm+, which is given by these formulas:

 $t_{r(SDA/SCL)}$ =0.8473xR_PxC_{Load}

 $R_{P(min)} = (V_{DD} - V_{OL(max)}) / I_{OL(max)}$

Where R_P is the I2C lines pull-up. Refer to Section 7.3.15: I/O port characteristics for the I²C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 201. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Мах	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by analog filter	50 ⁽²⁾	80 ⁽³⁾	ns

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered.

USART interface characteristics

Unless otherwise specified, the parameters given in *Table 202* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_L = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- VOS level set to VOS1



ns

20

1

_

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	USART clock frequency	Master mode		_	12.5	MHz
f _{CK}	OGAINT GOOK Trequency	Slave mode	_	_	25	IVII IZ
t _{su(NSS)}	NSS setup time	Slave mode	t _{ker} +1	-	·	
t _{h(NSS)}	NSS hold time	Slave mode	2	-	·	-
$t_{w(SCKH)}, t_{w(SCKL)}$	CK high and low time	Master mode	1/f _{CK} /2-2	1/f _{CK} /2	1/f _{CK} /2+2	
t	Data input setup time	Master mode	t _{ker} +6	-	-	
t _{su(RX)}	Data input setup time	Slave mode	1.5	-	-	
1	Data in with ald time	Master mode	0	-	-	

Slave mode

Slave mode

Master mode

Slave mode

Master mode

Table 202. USART characteristics⁽¹⁾

 $t_{h(RX)}$

 $t_{v(TX)}$

 $t_{h(TX)}$

Data input hold time

Data output valid time

Data output hold time




Figure 97. USART timing diagram in Master mode

1.5

9

0

12

0.5

_

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

^{1.} Guaranteed by characterization results.




Figure 98. USART timing diagram in Slave mode

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 203* for SPI are derived from tests performed under the ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in Table 120: General operating conditions, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_L = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

DS12556 Rev 6 296/336



Table 203. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode 1.62 <v<sub>DD<3.6 V SPI1, 2, 3</v<sub>			80		
		Master mode 2.7 <v<sub>DD<3.6 V SPI1, 2, 3</v<sub>			100		
f _{SCK}	SPI clock frequency	Master mode 1.62 <v<sub>DD<3.6 V SPI4, 5, 6</v<sub>	-		-	50	MHz
		Slave receiver mode 1.62 <v<sub>DD<3.6 V</v<sub>			100		
		Slave mode transmitter/full duplex 2.7 <v<sub>DD<3.6 V</v<sub>			31		
		Slave mode transmitter/full duplex 1.62 <v<sub>DD<3.6 V</v<sub>			29		
t _{su(NSS)}	NSS setup time	Slave mode	2	-	-		
t _{h(NSS)}	NSS hold time	Slave mode	1	-	-	-	
$t_{w(SCKH)}, t_{w(SCKL)}$	SCK high and low time	Master mode	T _{PCLK} -2	T _{PCLK}	T _{PCLK} +2		
t _{su(MI)}	Data input setup time	Master mode	2	-	-		
t _{su(SI)}	Data input setup time	Slave mode	1	-	-		
t _{h(MI)}	Data input hold time	Master mode	3	-	-		
t _{h(SI)}	Data input noid time	Slave mode	2	-	-		
t _{a(SO)}	Data output access time	Slave mode	9	13	27		
t _{dis(SO)}	Data output disable time	Slave mode	0	1	5		
tuan		Slave mode 2.7 <v<sub>DD<3.6 V</v<sub>	-	12.5	16	ns	
t _{v(SO)}	Data output valid time	Slave mode 1.62 <v<sub>DD<3.6 V</v<sub>	-	12.5	17		
t _{v(MO)}		Master mode	-	1	3		
t _{h(SO)}	Data output hold time	Slave mode 1.62 <v<sub>DD<3.6 V</v<sub>	10	-	-		
t _{h(MO)}		Master mode	0	-	-		

^{1.} Guaranteed by characterization results.







Figure 99. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

577




Figure 101. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external $C_L = 30 \text{ pF}$.

I²S Interface characteristics

Unless otherwise specified, the parameters given in *Table 204* for I^2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C₁ = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).


577

Table 204. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I ² S main clock output	-	256x8K	256F _S	MHz
f	I ² S clock frequency	Master data	-	64F _S	MHz
f _{CK}	1 3 clock frequency	Slave data	-	64F _S	IVII IZ
t _{v(WS)}	WS valid time	Master mode	-	3	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	1	-	
t _{h(WS)}	WS hold time	Slave mode	1	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	4	-	
t _{h(SD_SR)}	Data input noid time	Slave receiver	2	-	ns
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	17	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	3	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	9	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	0	-	

^{1.} Guaranteed by characterization results.

Figure 102. I²S slave timing diagram (Philips protocol)⁽¹⁾



LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.






Figure 103. I²S master timing diagram (Philips protocol)⁽¹⁾

 LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 205* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C₁ = 30 pF
- IO Compensation cell activated.
- Measurement points are done at CMOS levels: 0.5VDD
- VOS level set to VOS1.

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Unit **Symbol Parameter Conditions** Min Max 256x8K SAI Main clock output 256xF_S f_{MCK} $128xF_{S}^{(3)}$ Master Data: 32 bits MHz SAI clock f_{CK} frequency(2) $128xF_{S}^{(3)}$ Slave Data: 32 bits

Table 205. SAI characteristics⁽¹⁾



Table 205. SAI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
+	E valid time	Master mode 2.7≤V _{DD} ≤3.6	-	13	
t _{v(FS)}	F _S valid time	Master mode 1.62≤V _{DD} ≤3.6	-	20	
t _{su(FS)}	F _S hold time	Master mode	8	-	
+	F _S setup time	Slave mode	1	-	
t _{h(FS)}	F _S hold time	Slave mode	1	-	
t _{su(SD_A_MR)}	Data input setup time	Master receiver	0.5	-	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	3.5	-	
t _{h(SD_B_SR)}	Data input hold time	Slave receiver	2	-	
		Slave transmitter (after enable edge) 2.7≤V _{DD} ≤3.6	-	14	ns
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.62≤V _{DD} ≤3.6	-	20	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	9	-	
4	Data output valid time	Master transmitter (after enable edge) 2.7≤V _{DD} ≤3.6	-	12	
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) 1.62≤V _{DD} ≤3.6	-	19	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	7.5	-	

^{1.} Guaranteed by characterization results.



^{2.} APB clock frequency must be at least twice SAI clock frequency.

^{3.} With F_S =192 kHz.





Figure 104. SAI master timing waveforms





MDIO characteristics

Table 206. MDIO Slave timing parameters

Symbol	Parameter	Min	Тур	Max	Unit
F _{MDC}	Management Data Clock	-	-	30	MHz
t _{d(MDIO)}	Management Data Iput/output output valid time	8	10	19	
t _{su(MDIO)}	Management Data Iput/output setup time	1	-	-	ns
t _{h(MDIO)}	Management Data Iput/output hold time	1	-	-	






Figure 106. MDIO Slave timing diagram

SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 207* and *Table 208* for SDIO are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 0x11
- Capacitive load C_I =30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output characteristics.

Table 207. Dynamics characteristics: SD / MMC characteristics, V_{DD} = 2.7 to 3.6 $V^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP}	Clock frequency in data transfer mode	-	0	-	133	MHz		
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-		
t _{W(CKL)}	Clock low time	f _{PP} =52MHz	8.5	9.5	-	ne		
t _{W(CKH)}	Clock high time	f _{PP} =52MHz	8.5	9.5	-	– ns		
CMD, D inpu	uts (referenced to CK) in eMMC legacy	/SDR/DDR and SD	HS/SDF	R ⁽³⁾ /DDR ⁽³⁾	mode			
t _{ISU}	Input setup time HS	-	2.5	-	-	20		
t _{IH}	Input hold time HS	-	0.5	-	-	– ns		
t _{IDW} ⁽⁴⁾	Input valid window (variable window)	-	3	-	-	-		
CMD, D out	CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR ⁽³⁾ mode							
t _{OV}	Output valid time HS	-	-	3.5	5	ne		
t _{OH}	Output hold time HS	-	2	-	-	– ns		

Table 207. Dynamics characteristics: SD / MMC characteristics, V_{DD} = 2.7 to 3.6 $V^{(1)(2)}$ (continued)

	-						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
CMD, D inpu	CMD, D inputs (referenced to CK) in SD default mode						
t _{ISUD}	Input setup time SD	-	2.5		-	ne	
t _{IHD}	Input hold time SD	-	0.5		-	ns	
CMD, D out	CMD, D outputs (referenced to CK) in SD default mode						
t _{OVD}	Output valid default time SD	-	-	0.5	2	ns	
t _{OHD}	Output hold default time SD	-	0	-	-	115	

- 1. Guaranteed by characterization results.
- 2. Above 100 MHz, $C_L = 20 pF$.
- 3. An external voltage converter is required to support SD 1.8 V.
- 4. The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

Table 208. Dynamics characteristics: eMMC characteristics VDD = 1.71V to $1.9V^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP}	Clock frequency in data transfer mode	-	0	-	120	MHz		
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-		
t _{W(CKL)}	Clock low time	f _{PP} =52 MHz	8.5	9.5	-	ns		
t _{W(CKH)}	Clock high time	f _{PP} =52 MHz	8.5	9.5	-	115		
CMD, D in	CMD, D inputs (referenced to CK) in eMMC mode							
t _{ISU}	Input setup time HS	-	2	-	-			
t _{IH}	Input hold time HS	-	1.5	-	-	ns		
t _{IDW} (3)	Input valid window (variable window)	-	3.5	-	-			
CMD, D ou	CMD, D outputs (referenced to CK) in eMMC mode							
t _{OVD}	Output valid time HS	-	-	5	7	- ns		
t _{OHD}	Output hold time HS	-	3	-	-	113		

- 1. Guaranteed by characterization results.
- 2. C_L = 20 pF.
- 3. The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

57

Figure 107. SDIO high-speed mode




Figure 108. SD default mode





Figure 109. DDR mode



9

9

9.5

14

USB OTG_HS characteristics

Unless otherwise specified, the parameters given in Table 209 for ULPI are derived from tests performed under the ambient temperature, f_{PCI Kx} frequency and V_{DD} supply voltage summarized in Table 120: General operating conditions, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I =20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Control/Datal output delay

- IO Compensation cell activated.
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output characteristics.

Symbol Parameter Condition Min Тур Max Unit Control in (ULPI_DIR, ULPI_NXT) setup 2.5 t_{SC} time Control in (ULPI DIR, ULPI NXT) hold 2 t_{HC} time 2.5 Data in setup time t_{SD} ns 0 Data in hold time t_{HD}

2.7<V_{DD}<3.6 V


 $C_1 = 20 pF$

1.71<V_{DD}<3.6 V

 $C_1 = 15 pF$

Table 209. Dynamics characteristics: USB ULPI⁽¹⁾

 t_{DC}/t_{DD}



^{1.} Guaranteed by characterization results.

Ethernet interface characteristics

Unless otherwise specified, the parameters given in *Table 210*, *Table 211* and *Table 212* for SMI, RMII and MII are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage conditions summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_I =20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS1


Refer to Section 7.3.15: I/O port characteristics for more details on the input/output characteristics:

Table 210. Dynamics characteristics: Ethernet MAC signals for SMI (1)

Symbol	Parameter	Min	Тур	Max	Unit
t _{MDC}	MDC cycle time(2.5 MHz)	400	400	403	
T _{d(MDIO)}	Write data valid time	0.5	1.5	4	ne
t _{su(MDIO)}	Read data setup time	12.5	-	-	ns
t _{h(MDIO)}	Read data hold time	0	-	-	

^{1.} Guaranteed by characterization results.

Figure 111. Ethernet SMI timing diagram



Tal	ole 211. Dynamics characteri	stics: Ethernet	MAC signals for	or RMII ⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	2	-	-	
t _{su(CRS)}	Carrier sense setup time	1.5	-	-	ns
t _{ih(CRS)}	Carrier sense hold time	1.5	-	-	115
t _{d(TXEN)}	Transmit enable valid delay time	7	8	9.5	
t _{d(TXD)}	Transmit data valid delay time	8	9	11	

^{1.} Guaranteed by characterization results.

Figure 112. Ethernet RMII timing diagram




Table 212. Dynamics characteristics: Ethernet MAC signals for MII ⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	2	-	-	
t _{ih(RXD)}	Receive data hold time	2	-	-	
t _{su(DV)}	Data valid setup time	1.5	-	-	
t _{ih(DV)}	Data valid hold time	1.5	-	-	ne
t _{su(ER)}	Error setup time	1.5	-	-	ns
t _{ih(ER)}	Error hold time	0.5	-	-	
t _{d(TXEN)}	Transmit enable valid delay time	9	10	11	
t _{d(TXD)}	Transmit data valid delay time	8.5	9.5	12.5	

^{1.} Guaranteed by characterization results.






Figure 113. Ethernet MII timing diagram

JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in *Table 213* and *Table 214* for JTAG/SWD are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 120: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 0x10
- Capacitive load C_I =30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS1

Refer to Section 7.3.15: I/O port characteristics for more details on the input/output characteristics:

Symbol Parameter Conditions Min Тур Max Unit $2.7V < V_{DD} < 3.6 V$ 37 F_{pp} T_{CK} clock frequency 1.62 <V_{DD}< 3.6 V 27.5 1/t_{c(TCK)} MHz TMS input setup time 2.5 ti_{su(TMS)} 1 ti_{h(TMS)} TMS input hold time 1.5 TDI input setup time ti_{su(TDI)} TDI input hold time 1 ti_{h(TDI)} 2.7V <V_{DD}< 3.6 V 8 13.5 TDO output valid time t_{ov(TDO)} 1.62 < V_{DD} < 3.6 V 8 18 7 TDO output hold time toh(TDO)

Table 213. Dynamics JTAG characteristics

Table 214. Dynamics SWD characteristics:

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}	SWCLK clock frequency	2.7V <v<sub>DD< 3.6 V</v<sub>	-	-	71	MHz
1/t _{c(SWCLK)}	SWOLK GOOK Hequency	1.62 <v<sub>DD< 3.6 V</v<sub>	-	-	52.5	IVII IZ
t _{isu(SWDIO)}	SWDIO input setup time	-	2.5	-	-	
t _{ih(SWDIO)}	SWDIO input hold time	-	1	-	-	
t _{ov(SWDIO)}		2.7V <v<sub>DD< 3.6 V</v<sub>	-	8.5	14	ns
	SWDIO output valid time	1.62 <v<sub>DD< 3.6 V</v<sub>	-	8.5	19	0
t _{oh(SWDIO)}	SWDIO output hold time	-	8	-	-	

Figure 114. JTAG timing diagram





Figure 115. SWD timing diagram




8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status *are available at www.st.com.* ECOPACK is an ST trademark.

8.1 LQFP100 package information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.



1. Drawing is not to scale.

Table 215. LQPF100 package mechanical data

Symphol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-		0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 117. LQFP100 recommended footprint

1. Dimensions are expressed in millimeters.



Device marking for LQFP100

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 118. LQFP100 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



8.2 LQFP144 package information

LQFP144 is a 144-pin, 20 x 20 mm low-profile quad flat package.




Figure 119. LQFP144 package outline

1. Drawing is not to scale.

Table 216. LQFP144 package mechanical data

Comple al		millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	21.800	22.000	22.200	0.8583	0.8661	0.8740		
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953		
D3	-	17.500	-	-	0.6890	-		
E	21.800	22.000	22.200	0.8583	0.8661	0.8740		
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953		
E3	-	17.500	-	-	0.6890	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0°	3.5°	7°	0°	3.5°	7°		
ccc	-	-	0.080	-	-	0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 120. LQFP144 package recommended footprint

1. Dimensions are expressed in millimeters.



Device marking for LQFP144

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification(1)

Revision code

R

STM32H75DZBTL

Date code

Y W W

Figure 121. LQFP144 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



MSv63961V1

8.3 LQFP176 package information

LQFP176 is a 176-pin, 24 x 24 mm low profile quad flat package.

PIN 1
IDENTIFICATION

ZET

D

A1

IT, ME, V2

Figure 122. LQFP176 package outline

1. Drawing is not to scale.

Table 217. LQFP176 package mechanical data

	Dimensions							
Ref.	Millimeters			Inches ⁽¹⁾				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	-	1.450	0.0531	-	0.0571		
b	0.170	-	0.270	0.0067	-	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		



Table 217. LQFP176 package mechanical data (continued)

	Dimensions							
Ref.		Millimeters			Inches ⁽¹⁾			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
D	23.900	-	24.100	0.9409	-	0.9488		
HD	25.900	-	26.100	1.0197	-	1.0276		
ZD	-	1.250	-	-	0.0492	-		
E	23.900	-	24.100	0.9409	-	0.9488		
HE	25.900	-	26.100	1.0197	-	1.0276		
ZE	-	1.250	-	-	0.0492	-		
е	-	0.500	-	-	0.0197	-		
L ⁽²⁾	0.450	-	0.750	0.0177	-	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0°	-	7°	0°	-	7°		
ccc	-	-	0.080	-	-	0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



^{2.} L dimension is measured at gauge plane at 0.25 mm above the seating plane.




Figure 123. LQFP176 package recommended footprint

1. Dimensions are expressed in millimeters.



Device marking for LQFP176

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 124. LQFP176 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



8.4 UFBGA176+25 package information

UFBGA176+25 is a 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package.




Figure 125. UFBGA176+25 package outline

1. Drawing is not to scale.

Table 218. UFBGA176+25 package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.130	-	-	0.0051	-
A3	-	0.450	-	-	0.0177	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	9.850	10.000	10.150	0.3878	0.3937	0.3996
D1	-	9.100	-	-	0.3583	-
Е	9.850	10.000	10.150	0.3878	0.3937	0.3996
E1	-	9.100	-	-	0.3583	-
е	-	0.650	-	-	0.0256	-
Z	-	0.450	-	-	0.0177	-
ddd	-	-	0.080	-	-	0.0031

Table 218. UFBGA176+25 package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 126. UFBGA176+25 package recommended footprint




Table 219. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)

	<u> </u>
Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

DS12556 Rev 6 324/336



Device marking for UFBGA176+25

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 127. UFBGA176+25 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



8.5 TFBGA240+25 package information

TFBGA240+25 is a 265 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array package.




Figure 128. TFBGA240+25 package outline

1. Dimensions are expressed in millimeters.




Table 220. TFBG240+25 ball package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.100	-	-	0.0433
A1	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	13.850	14.000	14.150	0.5453	0.5512	0.5571
D1	-	12.800	-	-	0.5039	-
E	13.850	14.000	14.150	0.5453	0.5512	0.5571
E1	-	12.800	-	-	0.5039	-
е	-	0.800	-	-	0.0315	-
F	-	0.600	-	-	0.0236	-
G	-	0.600	-	-	0.0236	-
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 129. TFBGA240+25 package recommended footprint



1. Dimensions are expressed in millimeters.

 Dimension
 Recommended values

 Pitch
 0.8 mm

 Dpad
 0.225 mm

 Dsm
 0.290 mm typ. (depends on the soldermask registration tolerance)

 Stencil opening
 0.250 mm

 Stencil thickness
 0.100 mm

Table 221. TFBGA240+25 recommended PCB design rules (0.8 mm pitch)

Device marking for TFBGA240+25

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 130. TFBGA240+25 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

328/336 DS12556 Rev 6

8.6 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Definition	Parameter	Value	Unit
		Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch	45.0	
		Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch	43.7	
Θ_{JA}	Thermal resistance junction-ambient	Thermal resistance junction-ambient LQFP176 - 24 x 24 mm /0.5 mm pitch	43.0	°C/W
		Thermal resistance junction-ambient UFBGA176+25 - 10 x 10 mm /0.65 mm pitch	37.4	
		Thermal resistance junction-ambient TFBGA240+25 - 14 x 14 mm / 0.8 mm pitch	36.6	
		Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch	36.3	
		Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch	38.3	
ΘЈВ	Thermal resistance junction-board	Thermal resistance junction-ambient LQFP176 - 24 x 24 mm /0.5 mm pitch	43.0	°C/W
		Thermal resistance junction-ambient UFBGA176+25 - 10 x 10 mm /0.65 mm pitch	19.3	
		Thermal resistance junction-ambient TFBGA240+25 - 14 x 14 mm / 0.8 mm pitch	24.3	

Table 222. Thermal characteristics

Table 222. Thermal characteristics


Symbol	Definition	Parameter	Value	Unit
		Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch	11.5	
		Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch	11.3	
$\Theta_{\sf JC}$	Thermal resistance junction-case	Thermal resistance junction-ambient LQFP176 - 24 x 24 mm /0.5 mm pitch	11.2	°C/W
		Thermal resistance junction-ambient UFBGA176+25 - 10 x 10 mm /0.65 mm pitch	23.9	
		Thermal resistance junction-ambient TFBGA240+25 - 14 x 14 mm / 0.8 mm pitch	7.4	

8.6.1 Reference documents

- JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions Natural Convection (Still Air). Available from www.jedec.org.
- For information on thermal management, refer to application note "Thermal management guidelines for STM32 32-bit Arm Cortex MCUs applications" (AN5036) available from www.st.com.



9 Ordering information



TR = tape and reel

No character = tray or tube

1. The tape and reel packing is not available on all packages.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

10 Revision history

Table 223. Document revision history

Date	Revision	Changes
21-May- 2018	1	Initial release.
29-Jun-2018	2	Changed datasheet status to "production data". Added description of power-up and power-down phases in Section 3.5.1: Power supply scheme. Updated Table 44: HSI48 oscillator characteristics, Table 45: HSI oscillator characteristics and Table 46: CSI oscillator characteristics. Renamed Table 48 into "PLL characteristics (wide VCO frequency range)" and updated note 2 Added Table 49: PLL characteristics (medium VCO frequency range). Updated t _{S_vbat} in Table 92: V _{BAT} monitoring characteristics. Updated Table 97: OPAMP characteristics.
05-Apr-2019	3	Changed maximum Arm Core-M7 frequency to 480 MHz. Features: Changed operational amplifier bandwidth to 7.3 MHz Updated high-resolution timer to 2.1 ns Updated low-power consumption feature Updated voltage scaling in Section 3.5.1: Power supply scheme. Added VOS0 in Section 3.5.3: Voltage regulator. Updated HSE clock in Section 3.7.1: Clock management. Removed ETH_TX_ER from Table 7: STM32H750xB pin/ball definition. Updated Section 6: Electrical characteristics (rev Y): Added note related to decoupling capacitor tolerance below Figure 11: Power supply scheme. Added note 2. related to CEXT in Table 23: VCAP operating conditions. Updated finitial in Table 44: HSI48 oscillator characteristics. Updated finitial in Table 44: HSI48 oscillator characteristics. Updated t _{stab} in Table 45: HSI oscillator characteristics. Removed note 2 in Table 49: PLL characteristics (medium VCO frequency range). Added Table 60: Output voltage characteristics for PC13, PC14, PC15 and PI8. Added note related to PC13, PC14, PC15 an PI8 limited frequency in Table 61: Output timing characteristics (HSLV OFF). Updated T _{Coeff} in Table 89: VREFBUF characteristics. Table 85: ADC characteristics: updated f _S and added note related to f _S formula; updated t _{CAL} . Renamed Section 6.3.24 into Temperature and VBAT monitoring and content updated. Updated f _{DFSDMCLK} in Table 98: DFSDM measured timing - 1.62-3.6 V. Added Section 7: Electrical characteristics (rev V). Updated paragraph introducing all package marking schematics to add the new sentence "The printed markings may differ depending on the supply chain". Updated Table 222: Thermal characteristics. Added note related to ECOPACK®2 compliance in Section 9: Ordering information.

332/336 DS12556 Rev 6

Table 223. Document revision history

Date	Revision	Changes
		Updated Figure 1: STM32H750xB block diagram
		Updated Table 7: STM32H750xB pin/ball definition.
		Updated <i>Table 8</i> to <i>Table 18</i> (alternate functions).
04.4 0040		Updated Table 37: Peripheral current consumption in Run mode.
24-Apr-2019	4	Updated Table 135: Peripheral current consumption in Run mode.
		Updated Table 182: ADC characteristics.
		Updated Table 183: Minimum sampling time vs RAIN.
		Updated Table 184: ADC accuracy.
		Added device marking examples for all packages in Section 8: Package information
		Added LQFP144 package together with STM32H750ZB part number, and LQFP176
		package.
		In Table 1: STM32H750xB features and peripheral counts, split number of ADC
		channels into Direct, Fast and Slow channels; and added number of wakeup and tamper pins.
		Moved LSI from Backup to VDD domain in <i>Figure 11</i> and <i>Figure 64</i> .
		Updated capacitor value for 1.62 V< _{DD} <1.8 V and FMC CLK =100 MHz in Section :
		SDRAM waveforms and timings.
		Updated Section 6.2 and Section 7.2 introduction to device mission profile.
		Power dissipation (P_D) removed from <i>Tables General operating conditions</i> since this parameter is redundant with Θ_{JA} thermal resistance.
22-Nov-	5	Updated maximum frequency for condition "All peripherals disabled and VOS2"
2019	5	Table 128: Typical and maximum current consumption in Run mode, code with data
		processing running from Flash memory, cache ON, LDO regulator ON
		Updated condition related to f _{rcc_c_ck} in Section : On-chip peripheral current consumption.
		Updated Table 179: QUADSPI characteristics in SDR mode, Figure 35: Quad-SPI
		timing diagram - DDR mode and Figure 87: Quad-SPI timing diagram - DDR mode.
		Updated f _{DFSDMCLK} maximum value in <i>Table 98: DFSDM measured timing - 1.62-3.6 V</i> and <i>Table 196: DFSDM measured timing - 1.62-3.6 V</i> .
		Updated notes 4. and 5. in Table 183: Minimum sampling time vs RAIN.
		Updated Figure 128: TFBGA240+25 package outline.
		Added note related to the availability of tape and reel packing in Section 9: Ordering information.



Table 223. Document revision history

scheme. - Table 51: Flash memory programming: removed reference to single bank configuration in title and added t _{ERASE128KB} typical and maximum values. - Added reference to AN4899 in Section 6.3.15: I/O port characteristics. Updated note:	Date	Revision	Changes
- Updated t _{su(DV-CLKH)} /t _{h(DV-CLKH)} and t _{su(NWAIT-CLKH)} /t _{h(NWAIT-CLKH)} in <i>Table 72:</i> Synchronous multiplexed NOR/PSRAM read timings. Changed t _(NWAIT-CLKH) to t _{su(NWAIT-CLKH)} and updated t _{su(DV-CLKH)} /t _{h(DV-CLKH)} and t _{su(NWAIT-CLKH)} , to tin <i>Table 74:</i> Synchronous non-multiplexed NOR/PSRAM read timings. Updated t _{su(SDCLKH_Data)} and t _{h(SDCLKH_Data)} in <i>Table 78:</i> SDRAM read timings and <i>Table 79</i> LPSDR SDRAM read timings. - Updated t _{s(IN)} and t _{h(IN)} in <i>Table 82:</i> QUADSPI characteristics in SDR mode and t _{sr(IN)} /t _{sf(IN)} and t _{hr(IN)} /t _{hf(IN)} in <i>Table 83:</i> QUADSPI characteristics in DDR mode. - Updated maximum sampling time (t _S) value in <i>Table 85:</i> ADC characteristics. Specified that <i>Figure 36:</i> ADC accuracy characteristics (example for 12-bit resolution is an example for 12-bit resolution.	05-Feb-		Added indication that patents apply to the devices in Features. Added connection between SDMMC2 and D2-to-D3 AHB bus in Figure 3: STM32H750XB bus matrix. Updated Section 3.27: True random number generator (RNG). Added Full-duplex mode in Section 3.34: Serial peripheral interfaces (SPI)/integrated interchip sound interfaces (I2S). Updated J1 and F2 signals in Figure 8: TFBGA240+25 ballout. Section 6: Electrical characteristics (rev Y): Added a 1 µF capacitor between VDD33USB and ground in Figure 11: Power supply scheme. Table 51: Flash memory programming: removed reference to single bank configuration in title and added terase128kB typical and maximum values. Added reference to AN4899 in Section 6.3.15: I/O port characteristics. Updated notes in Table 62: Output timing characteristics (HSLV ON). Updated tsu(DV-CLKH)/th(DV-CLKH) and tsu(NWAIT-CLKH)/th(NWAIT-CLKH) in Table 72: Synchronous multiplexed NOR/PSRAM read timings. Changed t(NWAIT-CLKH) to tsu(NWAIT-CLKH) and updated tsu(DV-CLKH/th) and tsu(NWAIT-CLKH) and tsu(NWAIT-CLKH) in Table 74: Synchronous non-multiplexed NOR/PSRAM read timings. Updated tsu(DV-CLKH) Data) in Table 78: SDRAM read timings and Table 79: LPSDR SDRAM read timings. Updated ts(in) and th(in) in Table 82: QUADSPI characteristics in SDR mode and tsr(in)/tsf(in) and thr(in)/thf(in) in Table 83: QUADSPI characteristics in DDR mode. Updated maximum sampling time (ts) value in Table 85: ADC characteristics. Specified that Figure 36: ADC accuracy characteristics (example for 12-bit resolution) is an example for 12-bit resolution. - Updated tsu(Mi) and th(Mi) minimum values in Table 104: SPI dynamic characteristics. - Updated tsu(Mi) and th(Mi) minimum values in Table 109: Dynamic characteristics.



Table 223. Document revision history

Date I	Revision	Changes
05-Feb- 2021 (c	6 continued)	Section 7: Electrical characteristics (rev V): Added a 1 μF capacitor between VDD33USB and ground in Figure 64: Power supply scheme. Replaced Min V _{DD} by Min V _{DDLDO} in Table 121: Supply voltage and maximum frequency configuration. Table 148: Flash memory programming: removed reference to single bank configuration in title and added t _{ERASE128KB} typical and maximum values. Added reference to AN4899 in Section 7.3.15: I/O port characteristics. Changed capacitance value for speed 10 and t _r /t _r , and speed for 11 and t _r /t _r /F _{max} Table 159: Output timing characteristics (HSLV ON). Updated t _{su(DV-CLKH)} /t _{h(DV-CLKH)} and t _{su(NWAIT-CLKH)} , th(NWAIT-CLKH) in Table 169: Synchronous multiplexed NOR/PSRAM read timings. Changed t _(NWAIT-CLKH) to t _{su(NWAIT-CLKH)} and updated t _{su(DV-CLKH)} /t _{h(DV-CLKH)} and t _{su(NWAIT-CLKH)} in Table 171: Synchronous non-multiplexed NOR/PSRAM read timings. Updated t _{su(SDCLKH} Data) and t _{h(SDCLKH} Data) in Table 175: SDRAM read timings and Table 176: LPSDR SDRAM read timings. Updated t _{s(IN)} and t _{h(IN)} in Table 179: QUADSPI characteristics in SDR mode and t _{sr(IN)} /t _{sf(IN)} and t _{hr(IN)} /t _{hf(IN)} in Table 180: QUADSPI characteristics in DDR mode. Added reference to AN5354 application note in note of Table 182: ADC characteristics. Specified that Figure 36: ADC accuracy characteristics (example for 12-bit resolution) is an example for 12-bit resolution. Changed temperature condition to 130 °C for TS_CAL2 in Table 189: Temperature sensor calibration values. Updated DuCy _{CKOUT} in Table 196: DFSDM measured timing - 1.62-3.6 V. Updated Tigure 97: USART timing diagram in Master mode and Figure 98: USART timing diagram in Slave mode. Updated t _{SU} (MI) and t _{h(MI)} in Table 203: SPI dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V. Updated t _{ISU} , t _{IH} , in Table 208: Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

336/336 DS12556 Rev 6



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

<u>STM32H750IBK6</u> <u>STM32H750VBT6</u> <u>STM32H750XBH6</u> <u>STM32H750VBT6TR</u> <u>STM32H750IBT6</u> <u>STM32H750IBT6</u> <u>STM32H750ZBT6</u>