
clock
dataIn[31:0]
reset
ID
MDR
PC
controlU
muxWd
muxW
muxPcSrc
muxRegA
muxRegB
aluChf
alu
aluReg
muxPc
muxPcSrc_305
muxRegA_305
muxRegB_305
muxWd_305
muxW_305
address[31:0]
read
write
DataOut[31:0]