

Descripción de hardware

 $V\!H\!DL$ para circuitos secuenciales

M.I. Bryan Emmanuel Alvarez Serna





"Nadie puede hacerte sentir inferior sin tu consentimiento."

Eleanor Roosevelt

Contenido



▶ Introducción

► Asíncronos


▶ Síncronos




Circuitos secuenciales







Síncrono



Contenido



▶ Introducción


► Asíncronos

► Síncronos




FFD





ENB	D	Q	Q'
1	1	1	0
1	0	0	1
0	1	Q	Q'
0	0	Q	Q'



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY ffd IS
        PORT (ENB, D: IN STD LOGIC;
            O, ON: BUFFER STD LOGIC);
END ENTITY;
ARCHITECTURE BEAS OF ffd IS
BEGIN
     PROCESS (ENB)
     BEGIN
       IF ENB = '1' THEN
          Q <= D; QN <= NOT (Q);
       ELSE
          Q <= Q; QN <= QN;
       END IF:
     END PROCESS;
```

END ARCHITECTURE;

ENB

ROM




```
DIR — ROM — SAL
```

```
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.ALL;
ENTITY rom IS
PORT (DIR: IN INTEGER RANGE 0 TO 3;
     SAL: OUT STD LOGIC VECTOR(0 TO 7));
END ENTITY;
ARCHITECTURE BEAS OF rom IS
TYPE MEM IS ARRAY (0 TO 3) OF STD LOGIC VECTOR (0 TO 7);
CONSTANT ROM: MEM:=( X"F1", X"A8", X"9E", X"17");
BEGIN
  SALIDA <=ROM(DIR);
END BEAS;
```




Ejemplo: Contador asíncrono ascendente de 2 bits.






Ejemplo: Contador asíncrono ascendente de 2 bits.







Ejemplo: Contador asíncrono ascendente de 2 bits.






¿Funciona?



Ejemplo: Contador asíncrono ascendente de 2 bits.






¿Funciona? No siempre...




Rebote







¿Cómo se soluciona?



Contenido




▶ Introducción

- ► Asíncronos
- ► Síncronos



Divisor de frecuencia





$$FREC = \frac{CLK_M}{2f_x} - 1$$

Divisor de frecuencia



```
CLK_M — divf — CLK
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY divisor IS
   GENERIC (FREC: INTEGER := 24999999); -- FREC = (50 MHz/2*Fdeseada) - 1
        -- 24999 >> 1 kHz
       -- 249999 >> 100 Hz
        -- 24999999 >> 1 Hz
   PORT (CLK MST: IN STD LOGIC; -- RELOJ PRINCIPAL
                          CLK: BUFFER STD LOGIC);
END ENTITY:
ARCHITECTURE BEAS OF divisor IS
SIGNAL AUX: INTEGER RANGE 0 TO FREC;
BEGIN
    PROCESS (CLK MST)
    BEGIN
        IF RISING EDGE (CLK MST) THEN
           IF AUX = 0 THEN
             CLK <= NOT CLK;
             AUX <= FREC;
           ELSE
             AUX <= AUX - 1;
           END IF:
       END IF:
    END PROCESS:
END BEAS:
```



Ejemplo: Contador síncrono de anillo de n bits.

$$CLK_M$$
 — conta — $COUNT$




Ejemplo: Contador síncrono de anillo de n bits con RST o PRST.

$$RST|PRST$$
 — conta — $COUNT$


RST y PRST



RST: Reiniciar.



PRST: Preestablecer.



Contador con RST



```
LIBRARY TEEE:
USE IEEE.STD LOGIC 1164.ALL;
ENTITY conta IS
PORT (CLK, RST: IN STD LOGIC;
     CUENTA: BUFFER INTEGER RANGE 0 TO 7);
END ENTITY:
ARCHITECTURE BEAS OF conta IS
BEGIN
  PROCESS (CLK, RST)
  BEGIN
     IF RST = '1' THEN
        CHENTA <= 0:
     ELSIF FALLING EDGE (CLK) THEN
       IF CHENTA = 7 THEN
          CHENTA <= 0:
       ELSE
         CHENTA <= CHENTA + 1:
       END IF:
     END IF:
END PROCESS:
END BEAS:
```


```
LIBRARY TEEE:
USE IEEE.STD LOGIC 1164.ALL;
ENTITY conta IS
PORT (CLK, RST: IN STD LOGIC;
     CUENTA: BUFFER INTEGER RANGE 0 TO 7);
END ENTITY:
ARCHITECTURE BEAS OF conta IS
BEGIN
  PROCESS (CLK, RST)
  BEGIN
     IF FALLING EDGE (CLK) THEN
       IF RST = '1' THEN
          CUENTA <= 0;
       ELSIF CHENTA = 7 THEN
          CUENTA <= 0:
       ELSE
         CUENTA <= CUENTA + 1:
       END IF:
     END IF:
  END PROCESS:
END BEAS:
```

Contador con RST





Contador con RST asíncrono



Contador con HAB



```
HAB — conta — CUENTA
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY conta IS
PORT (CLK, HAB: IN STD LOGIC;
     CUENTA: BUFFER INTEGER RANGE 0 TO 7);
END ENTITY:
ARCHITECTURE BEAS OF conta IS
BEGIN
  PROCESS (CLK, HAB)
 BEGIN
     IF FALLING EDGE (CLK) THEN
        IF HAB = '1' THEN
           CUENTA <= CUENTA:
        ELSIF CUENTA = 7 THEN
           CUENTA <= 0;
        ELSE
           CUENTA <= CUENTA + 1:
        END IF:
     END IF;
  END PROCESS:
END BEAS;
```

Contador con carga paralela





```
CARGA — conta — CUENTA
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY conta IS
PORT (CLK, HAB: IN STD LOGIC;
       CARGA: IN INTEGER RANGE 0 TO 7:
       CUENTA: BUFFER INTEGER RANGE 0 TO 7);
END ENTITY:
ARCHITECTURE BEAS OF conta IS
BEGIN
  PROCESS (CLK, HAB)
  BEGIN
     IF FALLING EDGE (CLK) THEN
       IF CUENTA = CARGA THEN
          CUENTA <= 0:
       ELSE
          CUENTA <= CUENTA + 1;
       END IF:
     END IF;
  END PROCESS:
END BEAS;
```

Contador por década







```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY contadec IS
       PORT (CLK: IN STD_LOGIC;
            D. U: BUFFER INTEGER RANGE 0 TO 9);
END ENTITY:
ARCHITECTURE BEAS OF contadec IS
BEGIN
    PROCESS (CLK)
    BEGIN
        IF FALLING EDGE (CLK) THEN
           IF U = 9 THEN
              U <= 0;
              IF D = 9 THEN
                 D \le 0;
              ELSE
                 D \le D + 1;
              END IF:
           ELSE
              U \le U + 1:
           END IF;
        END IF;
    END PROCESS:
```

Contador con MOD





Ejemplo:

$$25/20 = 2$$
 y sobran 5


$$\therefore 25 \text{ MOD } 10 = 5$$

$$(25/10) \text{ MOD } 10 = 2.5$$

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY contamod IS
    PORT (CLK: IN STD LOGIC;
        D, U: OUT INTEGER RANGE 0 TO 9);
END ENTITY:
ARCHITECTURE BEAS OF contamod IS
STGNAT, CHENTA: INTEGER BANGE 0 TO 99:
BEGIN
    PROCESS (CLK)
    BEGIN
       IF FALLING EDGE (CLK) THEN
          IF CUENTA = 99 THEN
             CUENTA <= 0:
          ELSE
             CUENTA <= CUENTA + 1:
         END IF:
        END TE:
     END PROCESS:
     PROCESS (CUENTA)
     REGIN
       U <= CUENTA MOD 10;
        D <= (CUENTA/10) MOD 10;
     END PROCESS:
```


Comparación de hardware






Registro SIPO








Registro SIPO






```
LIBRARY TEEE:
USE IEEE.STD LOGIC 1164.ALL;
ENTITY req d IS
PORT (NUM: IN INTEGER RANGE 0 TO 9;
     CLK: IN STD LOGIC;
     Q1,Q2,Q3: BUFFER INTEGER RANGE 0 TO 9);
END ENTITY;
ARCHITECTURE BEAS OF reg d IS
BEGIN
        PROCESS (CLK)
        BEGIN
           IF RISING EDGE(CLK) THEN
              Q1 <= NUM;
              Q2 <= Q1;
              03 <= 02;
           END IF:
        END PROCESS:
```

END BEAS;

Memoria RAM





```
ENTITY ram IS
  PORT (CLK, RW:STD_LOGIC;
          DIR: IN INTEGER RANGE 0 TO 7:
          SAL: OUT INTEGER RANGE 0 TO 255;
         DATO: IN INTEGER RANGE 0 TO 255);
END ENTITY:
ARCHITECTURE BEAS OF ram IS
TYPE MEMORIA IS ARRAY (0 TO 7) OF INTEGER RANGE 0 TO 255;
SIGNAL RAM: MEMORIA;
BEGIN
     PROCESS (CLK)
     BEGIN
        IF RISING EDGE (CLK) THEN
           IF RW='1' THEN
              RAM(DIR) <= DATO;
           ELSE
              SAL <= RAM(DIR);
           END IF:
        END IF:
     END PROCESS:
END BEAS;
```