Lösung 4 Process Structure und State Machines

Jan Grapengeter

May 2, 2019

1 Process Structure

use IEEE.STD_LOGIC_1164.ALL;

 $VHDL_{main}$:

library IEEE;

```
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
           ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
begin
process(sw)
begin
1d(0) \le sw(0) and sw(1);
end process;
end Behavioral;
    If Statement
VHDL main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
           ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
begin
```

```
process(sw)
begin
if(sw(1 downto 0)="11") then
ld(0)<='1';
else
ld(0)<='0';
end if;
end process;
end Behavioral;
2., 3.:
VHDL main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
           ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
begin
process(sw)
begin
if(sw(1 downto 0)="11" or sw(1 downto 0)="10") then
ld(0)<='1';
else
ld(0)<='0';
end if;
if(sw(3 downto 2)="11") then
ld(2)<='1';
elsif(sw(3 downto 2)="10")then
ld(2)<='1';
else
```

```
ld(2)<='0';
end if;
end process;
end Behavioral;</pre>
```

4.: Funktional gleicher Code kann unterschiedliche Hardware instanzieren. Dies kann Auswirkungen auf die Funktion der Schaltung haben. Dies macht sich insbesondere bei der Statemachine Aufgabe in dieser Übung bemerkbar.

3 Case When Statement

```
1.:
VHDl main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
           ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
begin
process(sw)
begin
case sw(1 downto 0) is
when "11" =>
ld(0)<='1';
when "10" =>
ld(0)<='1';
when others =>
ld(0)<='0';
end case;
end process;
end Behavioral;
VHDL main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity main is
```

```
Port ( sw : in STD_LOGIC_vector(15 downto 0);
           ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
begin
process(sw)
begin
case sw(1 downto 0) is
when "10" =>
ld(0)<='1';
when "01" =>
ld(0)<='1';
when others =>
ld(0)<='0';
end case;
if(sw(3 downto 2)="10" or sw(3 downto 2)="01") then
ld(2)<='1';
else
ld(2)<='0';
end if;
if(sw(5 downto 4)="10") then
ld(4)<='1';
elsif(sw(5 downto 4)="01") then
ld(4)<='1';
else
ld(4)<='0';
end if;
1d(6) \le sw(6) xor sw(7);
end process;
end Behavioral;
    State Machines
4
VHDL main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
           btnd : in std_logic;
```

```
ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
Signal zustand : std_logic_vector (1 downto 0) := "00";
begin
process(zustand,sw,btnd)
begin
case zustand is
when "00" =>
ld(0)<='1';
ld(1)<='1';
ld(2)<='0';
ld(3)<='0';
ld(4)<='0';
ld(5)<='0';
ld(7)<='0';
ld(10)<='0';
ld(11)<='0';
ld(12)<='0';
case sw is
when "0001" =>
zustand(0)<='1';</pre>
when others =>
end case;
when "01" =>
ld(0)<='0';
ld(1)<='0';
ld(2)<='1';
ld(3)<='1';
ld(4)<='1';
ld(5)<='0';
ld(7)<='0';
ld(10)<='0';
ld(11)<='0';
ld(12)<='0';
case sw is
when "0010" =>
zustand(1)<='1';</pre>
when others =>
end case;
when "11" =>
ld(0)<='0';
ld(1)<='0';
```

```
ld(2)<='0';
ld(3)<='0';
ld(4)<='0';
ld(5)<='1';
ld(7)<='1';
ld(10)<='0';
ld(11)<='0';
ld(12)<='0';
case sw is
when "0100" =>
zustand(0)<='0';</pre>
when others =>
end case;
when "10" =>
ld(0)<='0';
ld(1)<='0';
ld(2)<='0';
ld(3)<='0';
ld(4)<='0';
ld(5)<='0';
1d(7) <= '0';
ld(10)<='1';
ld(11)<='1';
ld(12)<='1';
case sw is
when "1000" =>
zustand(1)<='0';</pre>
when others =>
end case;
end case;
end process;
end Behavioral;
2.:
Die Umschaltung zwischen den einzelnen Zuständen funktioniert nur schlecht. Die Schaltung
ist im Zustandswechsel nicht eindeutig festgelegt. Dies lässt sich in der nächsten Übung mit den
clock-Statements lösen.
3.:
VHDL main:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity main is
    Port ( sw : in STD_LOGIC_vector(15 downto 0);
            ld :out STD_LOGIC_vector(15 downto 0));
end main;
architecture Behavioral of main is
```

```
component volladdierer is
port(A1 : in STD_LOGIC;
     A2 : in STD_LOGIC;
     cin : in std_logic;
     Ubertrag : out STD_LOGIC;
     Summe : out STD_LOGIC);
end component;
Signal a,b,cin,u,s : std_logic_vector (3 downto 0);
begin
a(0) \le sw(1);
a(1) \le sw(2);
a(2) \le sw(3);
a(3) \le sw(4);
b(0) \le sw(5);
b(1) \le sw(6);
b(2) \le sw(7);
b(3) \le sw(8);
GENs_voll:
for i in 0 to 3 generate
voll1:
if (i=0) generate
full0 : volladdierer port map
(A1=>a(i),A2=>b(i),cin=>sw(0),Ubertrag=>u(i),Summe=>s(i));
end generate;
vol12:
if(i/=0) generate
full1 : volladdierer port map
(A1=>a(i),A2=>b(i),cin=>u(i-1),Ubertrag=>u(i),Summe=>s(i));
end generate;
end generate;
1d(1) \le s(0);
ld(2)<=s(1);
1d(3) \le s(2);
1d(4) \le s(3);
1d(5) \le u(3);
end Behavioral;
```