RA			Tobias Brunner			0	
1)	CPII E)A M)-		vier Cathr			
,	C10 50	CPU 500 Mhz -> 2nsec = 1 Taktzyklus (vou, F.5)					
	ALU	4 nsec	2	2	2		
	LOAD	8nsec	4	6	4		
	STORE	12nsec	6	6	3		
	BRANCH	Gnsec	3	3	3		
	Dors	ichschnitt:	3.75	4.25	3		
2.)	(3.75/4.2	s) -1 = 11.	77% \:	angsamer			
		1 = 25%					
6)							
0.	ALU	50%	-Insec 2	-> 1			
	LOAD	15%	8nsec 4	2,0 (-			
	STORE	25%	12nsec 6	-7 1.31	hier kann man	Zeit gewinnen.	
	BRANCH	10%	Sinsec 3	-7 O.3			
				3.4			

RA

4) Die 32-Bit Konstante wird in 2 Schritten geladen

- 16-Bits in obere 16-Bits von \$50 lui \$50, die linken 16-Bits.

- danach die unteren 16-Bits einfügen ori \$50,\$50" die rechten 16-Bits,

AND 0000 A,B not inverted, result is on the out of AND-Gale

OR 0001 A,B not inverted, result is on the out of OR-Gale

AND 0010 A,B not inverted use full addler to calculate (A+B)

SUBTRACT 0110 AB is inverted, use full acleder to calculate (a+(-b))=(a-b)

SIT 0111-70p 3 is chosen

NOR 1100-> A,B inverted, Result is on out of AND-Gate

A NOR B = 1 (A or B) = 1A ANB 1B