Page numbers in italics indicate figures, tables and text boxes.

Accumulator, 353 Acquisition time. See Sampling time Active low, 74–75 A/D conversion, 531–533 registers in, 532 ADCs. See Analog/digital converters add, 297 Adders, 239–246 carry-lookahead, 241 carry propagate, 240 full, 56, 240 half, 240 HDL for, 184, 200 prefix, 243 ripple-carry, 240 addi, 304 addiu, 345 Addition, 14–15, 17–18, 235, 239–246, 297. See also Adders binary, 14–15 floating point, 258–259 MIPS instructions, 344–345, 622 signed binary, 15–17 Address. See also Memory physical, 497–501 translation, 497, 500	pseudo-direct, 334–335 register-only, 333 x86, 349 Advanced Micro Devices (AMD), 296, 375, 457, 460 Advanced microarchitecture, 444–458 branch prediction. See Branch prediction deep pipelines. See Deep pipelines heterogeneous multiprocessors. See Heterogeneous multiprocessors See Homogeneous multiprocessors multithreading. See Multithreading out-of-order processor. See Out-of- order processor register renaming. See Register renaming single instruction multiple data. See Single Instruction Multiple Data superscalar processor. See Superscalar processor Altera FPGA, 274–279 ALU. See Arithmetic/logical unit ALU decoder, 382–384 HDL for, 432 ALUControl, 378, 384
translation, 497–500 virtual, 497. <i>See also</i> Virtual memory	ALUOp, 382–384 ALUResult, 378 ALUSrc, 384
Addressing modes MIPS, 333–335 base, 333 immediate, 333 PC-relative, 333–334	ALUSrcA, 397 ALUSrcB, 397 AMAT. See Average memory access time AMD. See Advanced Micro Devices Amdahl, Gene, 480
	Acquisition time. See Sampling time Active low, 74–75 A/D conversion, 531–533 registers in, 532 ADCs. See Analog/digital converters add, 297 Adders, 239–246 carry-lookahead, 241 carry propagate, 240 full, 56, 240 half, 240 HDL for, 184, 200 prefix, 243 ripple-carry, 240 addi, 304 addiu, 345 addu, 345 Addition, 14–15, 17–18, 235, 239–246, 297. See also Adders binary, 14–15 floating point, 258–259 MIPS instructions, 344–345, 622 signed binary, 15–17 Address. See also Memory physical, 497–501 translation, 497–500 virtual, 497. See also Virtual memory Addressing modes MIPS, 333–335 base, 333 immediate, 333

Amdahl's Law, 480	declaration, 645	Benchmarks, 375
American Standard Code for Information	indexing, 320-322, 645-649	beq, 314-315
Interchange (ASCII), 322, 323,	initialization, 645–646	Biased exponent, 257
630, 649–650	multi-dimension, 648-649	Big-endian memory, 302–303
Analog I/O, 531-537	ASCII. See American Standard Code for	Big-endian order, 178
A/D conversion, 532–533	Information Interchange	Binary addition, 14-15. See also Adders,
D/A conversion, 533–537	ASICs. See Application-specific	Addition
Pulse-width modulation (PWM),	integrated circuits	Binary coded decimal (BCD), 258
536–537	Assembler, 338–339, 666	Binary encoding, 125-126, 129-131
Analog-to-digital converters (ADCs),	Assembler directives, 338	for divide-by-3 counter, 129–131
531–533	Assembler temporary register (\$at),	for traffic light FSM, 125-126
Analytical engine, 7, 8	342	Binary numbers
AND gate, 20–22, 179	Assembly language, MIPS, 295-356,	signed, 15–19
chips (7408, 7411, 7421), 585	619–622. See also MIPS instructions	unsigned, 9–11
truth table, 20, 22	instructions, 296-304, 619-622	Binary to decimal conversion, 10, 10–11
using CMOS transistors, 32–33	logical instructions, 311-312	Binary to hexadecimal conversion, 12
and, 311	operands, 298–304	Bipolar junction transistors, 26
andi, 311-312	translating high-level code into, 300	Bipolar motor drive, 555
AND-OR (AO) gate, 46	translating machine language to, 309	Bipolar signaling, 524
Anode, 27	translating to machine language,	Bipolar stepper motor, 554, 554–555
Application-specific integrated circuits	306–307	AIRPAX LB82773-M1, 554, 555
(ASICs), 591	Assembly language, x86. See x86	direct drive current, 556
Architectural state, 310, 371–372	instructions	Bistable element, 109
Architecture, 295–356, 619–622	Associativity	Bit, 8
MIPS	in Boolean algebra, 62, 63	dirty, 494
addressing modes, 333-335	in caches, 481, 486-488	least significant, 13, 14
assembly language, 296-304,	Astable circuits, 119	most significant, 13, 14
619-622	Asymmetric multiprocessors. See	sign, 16
instructions, 619-622	Heterogeneous multiprocessors	use, 490
machine language, 305–310	Asynchronous circuits, 120–123	valid, 484
operands, 298–304	Asynchronous resettable flip-flops	Bit cells, 264–269
x86, 347–356	definition, 116	DRAM, 266-267
Arguments, 326, 332–333, 637	HDL, 194–196	ROM, 268–269
pass by reference, 644	Asynchronous serial link, 522. See also	SRAM, 267
pass by value, 644	Universal Asynchronous Receiver	Bitline, 264
Arithmetic	Transmitter (UART)	Bit swizzling, 188
C operators, 633–635	AT Attachment (ATA), 562	Bitwise operators, 177–179
circuits, 239–254	Average memory access time (AMAT),	Block, 481
HDL operators, 185	479, 492	Block offset, 488-489
MIPS instructions, 310–314		Block size (b), 481, 488–489
packed, 454		Blocking and nonblocking assignments,
Arithmetic/logical unit (ALU), 248-250,		199–200, 205–209
378	В	BlueSMiRF silver module, 548, 548
implementation of, 249		Bluetooth wireless communication,
in MIPS processor, 382–385.		547–548
See also ALUControl, ALUOp	Babbage, Charles, 7	BlueSMiRF silver module, 548
Arrays, 320–324, 645–651	Base address, 301-302, 307, 320-322,	classes, 547
accessing, 320–322, 645	324	PIC32 to PC link, 548
as input argument, 646–647	Base addressing, 333	bne, 314-315
bytes and characters, 322–324,	Baud rate register (BRG), 518	Boole, George, 8
649–651	BCD. See Binary coded decimal	Boolean algebra, 60-66
comparison or assignment of, 650	Behavioral modeling, 173-174	axioms, 61

equation simplification, 65–66	C	miss rate vs. cache parameters,
theorems, 61–64		493–494
Boolean equations, 58–60		replacement policy, 490–491
product-of-sums (POS) form, 60	C programming, 623–671	status bits
sum-of-products (SOP) form, 58–60	common mistakes. See Common	dirty bit (D), 494
Boolean logic, 8. See also Boolean	mistakes	use bit $(U)$ , 490
algebra, Logic gates	compilation. See Compilation	valid bit (V), 484
Boolean theorems, 61–64	conditional statements. See	write policy, 494–495
associativity, 63	Conditional statements	write-back, 494–495
combining, 62	control-flow statements. See Control-	write-through, 494–495
complements, 62	flow statements	CAD. See Computer-aided design
consensus, 62, 64	data types. See Data types	Callee-saved registers, 329
covering, 62	function calls. See Function calls	Canonical form. See Sum-of-products,
De Morgan's, 63–64	loops. See Loops	Product-of-sums
distributivity, 63	operators. See Operators	Capacity of each 480 481
idempotency, 62	running, 626	Capacity, of cache, 480–481
identity, 62	simple program, 625–626	Capacity miss, 493
involution, 62 null element, 62	standard libraries. See Standard	Carry propagate adder (CPA). See
Branch, 384	libraries	Ripple-carry adder,
	variables. See Variables	Carry-lookahed adder, and Prefix adder
Branch equal (beq) machine code for, 334	Caches, 480–495	Carry-lookahead adder (CLA),
processor implementations of,	address fields,	241–243, 242
381–382, 395–396, 401–402	block offset, 488-489	Case statement, in HDL, 201–203.
Branch hazards. See Control hazards	byte offset, 483	See also Switch/case statement
Branch misprediction penalty, 421–422	set bits, 483	Casez, case?, in HDL, 205
Branch prediction, 446–447	tag, 483	Cathode, 27
Branch target address (BTA), 333–334,	advanced design, 491-495	Cathode ray tube (CRT), 541–542.
381	evolution of, in MIPS, 495	See also VGA monitor
Branch target buffer, 446	multiple level, 492	horizontal blanking interval, 542
Branching	nonblocking, 566	vertical blanking interval, 542
conditional, 314–315	organizations, 490	Cause register, 343–344, 441
unconditional (jump), 315–316	direct mapped, 482–486	Character LCDs, 538–541
Breadboards, 600–601	fully associative, 487-488	Characters (char), 322–324, 630, 649
BTA. See Branch target address	multiway set associative,	arrays, 322–324. See also Strings
Bubble, 20, 63, 419	486–487	C type, 649
pushing, 63–64, 71–73	parameters	Chips, 28
Buffers, 20	block, 481	multiprocessors, 456
lack of, 117	block size, 481, 488-489	Chopper constant current drive, 556
tristate, 74–75	capacity (C), 480–481	Circuits
Bugs, 175	degree of associativity (N), 486	74xx series. See 74xx series logic
in C code, 667–671	number of sets (S), 481	application-specific integrated
Bus, 56	performance of	(ASICs), 591
tristate, 75	hit, 478–480	astable, 119
Bypassing, 416. See also Forwarding	hit rate, 478-480	asynchronous, 120, 122-123
Byte, 13-14, 322-324. See also Character	miss, 478–480, 493	combinational. See Combinational
least significant, 13-14	capacity, 493	logic
most significant, 13-14	compulsory, 493	definition of, 55
Byte-addressable memory, 301–303	conflict, 486, 493	delay, 88–92
big-endian, 302-303	penalty, 488	multiple-output, 68
little-endian, 302-303	miss rate, 478–480	priority, 68
Byte offset, 483	reducing, 493-494	sequential. See Sequential logic

Circuits (Continued)	Compilar 228 239	Context switching, 455
synchronous, 122–123	Compiler, 338–339	Continuous assignment statements, 179
synchronous sequential, 120–123,	for C, 626–627, 665–666	193, 200, 206
122	Complementary Metal-Oxide-	Control hazards, 415, 421–424
synthesized, 176, 179, 181	Semiconductor Logic (CMOS),	Control signals, 91, 249
timing, 88–95	26–34	Control unit. See also ALU decoder,
with two-stage pipeline, 160	Complements theorem, 62	Main decoder
without glitch, 95	Complex instruction set computer	of multicycle MIPS processor, 396–408
CISC. See Complex Instruction Set	(CISC), 298, 347	of pipelined MIPS processor, 413–414
Computer	Complexity management, 4–7	of single-cycle MIPS processor,
CLBs. See Configurable logic blocks	digital abstraction, 4–5	382–387
Clock cycles per instruction (CPI),	discipline, 5–6	Control-flow statements
444, 446	hierarchy, 6–7	conditional statements. See
Clock period, 142, 376	modularity, 6–7	Conditional statements
Clock skew, 148–151	regularity, 6–7	loops. See Loops
Clustered multiprocessing, 456	Compulsory miss, 493	Coprocessor 0 registers, 441. See also
CMOS. See Complementary Metal-	Computer Architecture (Hennessy &	Cause and EPC
Oxide-Semiconductor Logic	Patterson), 444	Core Duo microprocessor chip, 464
Combinational composition, 56	Computer-aided design (CAD), 71, 129	Core i7 microprocessor chip, 465
Combinational logic, 174	Concurrent signal assignment	Cores, 456
design, 55–106	statement, 179, 183–184, 193,	Counters, 260
Boolean algebra, 60–66	200–206	divide-by-3, 130
Boolean equations, 58–60	Condition codes. See Status flags	Covering theorem, 62
building blocks, 83–88, 239–254	Conditional assignment, 181–182	CPA. See Carry propagate adder (CPA)
delays, 88–92	Conditional branches, 314–315	CPI. See Clock cycles per instruction,
don't cares, 81–82	Conditional operator, 181–182	Cycles per instruction
Karnaugh maps (K-maps), 75-83	Conditional signal assignments,	Critical path, 89–92, 388
multilevel, 66–73	181–182	Cross-coupled inverters, 109, 110
precedence, 58	Conditional statements	bistable operation of, 110
timing, 88–95	in C, 639–640	CRT. See Cathode ray tube
two-level, 69	if, 639–640	Cycle time. See Clock period
X's (contention). See Contention	if/else, 639	Cycles per instruction (CPI), 375
X's (don't cares). See Don't	switch/case, 639-640	Cyclic paths, 120
cares (X)	in HDL, 194, 201–205	Cyclone IV FPGA, 274–279
Z's (floating). See Floating (Z)	case, 201–203	
HDLs and. See Hardware description	casez, case?, 205	
languages	if, if/else, 202–205	D
truth tables with don't cares, 69,	in MIPS assembly, 316–317	U
81–82, 205	if, 316–317	
Combining theorem, 62	if/else, 317	
Command line arguments, 666–667	switch/case, 317	D flip-flops. See flip-flops
Comments	Configurable logic blocks (CLBs), 274,	D latch. See Latch
in C, 627	589. See also Logic elements	D/A conversion, 533–537
in MIPS assembly, 297	Conflict miss, 493	DACs. See Digital-to-analog converters
in SystemVerilog, 180	Consensus theorem, 62, 64	Data Acquisition Systems (DAQs),
in VHDL, 180	Constants	562–563
Common mistakes in C, 667–671	in C, 627–628	myDAQ, 563
Comparators, 246–248	in MIPS assembly, 304, 313. See also	Data hazards, 415–421
Comparison	Immediates	Data memory, 373
in hardware. See Comparators, ALU	Contamination delay, 88-92. See also	HDL for, 439
in MIPS assembly, 319-320, 345	Short path	Data segment, 340
using ALU, 250	Contention (X), 73–74	Data sheets, 591-596

Data types, 643–657	Dice, 28	Double-precision formats, 257-258
arrays. See Arrays	Dielectric, 28	Do/while loops, in C, 641-642
characters. See Character (char)	Digital abstraction, 4-5, 7-9, 22-26	DRAM. See Dynamic random access
dynamic memory allocation. See	Digital circuits. See Logic	memory
Dynamic memory allocation (malloc and free)	Digital signal processor (DSP), 457 Digital system implementation, 583–617	Dual inline memory module (DIMM), 561
linked list. See Linked list	74xx series logic. See 74xx series	Dual-inline packages (DIPs), 28, 583, 599
pointers. See Pointers	logic	Dynamic branch predictors, 446
strings. See Strings (str)	application-specific integrated circuits	Dynamic data segment, 337
structures. See Structures (struct)	(ASICs), 591	Dynamic discipline, 142-151. See also
typedef, 653–654	assembly of, 599-602	Timing analysis
Datapath	breadboards, 600-601	Dynamic memory allocation (malloc,
multicycle MIPS processor, 390-396	data sheets, 591-596	free), 654-655
pipelined MIPS processor, 412-413	economics, 615–617	in MIPS memory map, 337
single-cycle MIPS processor,	logic families, 597-599	Dynamic power, 34
376–382	packaging, 599-602	Dynamic random access memory
DC. See Direct current	printed circuit boards, 601-602	(DRAM), 266, 267, 475–478, 561
DC motors, 548–552, 549	programmable logic, 584–591	
H-bridge, 549, 550	Digital-to-analog converters (DACs),	
shaft encoder, 549-552	531	E
DC transfer characteristics, 24–26.	DIMM. See Dual inline memory module	E
See also Noise margins	Diodes, 27–28	
DDR3. See Double-data rate memory	p-n junction, 28	
DE-9 cable, 524	DIPs. See Dual-inline packages	Economics, 615
De Morgan's theorem, 63	Direct current (DC) transfer	Edge-triggered flip-flop. See flip-flop
Decimal numbers, 9	characteristics, 24, 25	EEPROM. See Electrically erasable
Decimal to binary conversion, 11	Direct mapped cache, 482–486, 484	programmable read only memory
Decimal to hexadecimal conversion, 13	Direct voltage drive, 554	EFLAGS register, 350
Decode stage, 409–411	Dirty bit ( <i>D</i> ), 494	Electrically erasable programmable read
Decoders	Discipline	only memory (EEPROM), 269
definition of, 86–87 HDL for	dynamic, 142–151. See also Timing analysis	Embedded I/O (input/output) systems, 508–558
behavioral, 202–203	•	analog I/O, 531–537
parameterized, 219	static, 142–151. <i>See also</i> Noise margins	A/D conversion, 532–533
logic using, 87–88	Discrete-valued variables, 7	D/A conversion, 532–536
Seven-segment. See Seven-segment	Distributivity theorem, 63	digital I/O, 513–515
display decoder	div, 314	general-purpose I/O (GPIO),
Deep pipelines, 444–445	Divide-by-3 counter	513–515
Delay generation using counters,	design of, 129–131	interrupts, 529–531
528–529	HDL for, 210–211	LCDs. See Liquid Crystal Displays
Delaymicros function, 528	Divider, 253–254	microcontroller peripherals, 537–558
Delays, logic gates. See Propagation	Division	motors. See Motors
delay	circuits, 253–254	PIC32 microcontroller, 509-513
in HDL (simulation only), 188–189	MIPS instruction, 314	serial I/O, 515-527. See also Serial I/O
DeleteUser function, 655	MIPS signed and unsigned	timers, 527–529
De Morgan, Augustus, 63	instructions, 345	VGA monitor. See VGA monitor, 493
De Morgan's theorem, 63-64	divu, 345	Enabled flip-flops, 115-116
Dennard, Robert, 266	Don't care (X), 69, 81-83, 205	Enabled registers, 196-197. See also
Destination register (rd or rt), 378–379,	Dopant atoms, 27	flip-flops
385, 393	Double, C type, 630-631	EPC. See Exception program counter
Device driver, 507-508, 526	Double-data rate memory (DDR), 266,	EPROM. See Erasable programmable
Device under test (DUT), 220	561	read only memory

Factorial function call, 330–331 Floating state machines, 134–136  Floating bound flower, 117  Floating bound flower, 117  Floating point division (FDIV) bug, 175  Floating (Z), 74–75  in HDLs, 186–188  Floating-gate transistor, 269. See also  Gated time accumulation, 529  Gates	Equality comparator, 247	state encodings, 129-131. See also	FPU. See Floating-point unit
using Karnaugh maps Brasable programmable read only memory (EPROM), 269, 588 Ethernet, 361 Exception program counter (EPC), 343-344, 440-443 Cause. See Cause register cause codes, 344 Exceptions, 343-344, 440-443 circuits, 441-442 controller, 442-443 Excecutable file, 340 Excecution time, 375 exit, 663 Extended instruction pointer (EIP), 348  From porch, 542 Fixed-point numbers, 255-256 Flags, 250 Fixed-point numbers, 255-256 Flags, 250 Registers Back-to-back, 145, 152-157, 197. See also Synchronizer comparison with larches, 118 enabled, 115-116 HDL for, 436. See also Registers ontroller, 442-443 Executable file, 340 Executable fil	•	i	
maps (Erasable programmable read only memory (EPROM), 269, 588 Ethernet, 361 Exception program counter (EPC), 343–344. 440–443 Cause. See Cause register cause codes, 344 EPC. See Exception program counter handler, 343 processor support for, 440–443 circuits, 441–442 controller, 442–443 Executable file, 340 Extended instruction pointer (EIP), 348 Extended instruction pointer (EIP), 348 Extended instruction pointer (EIP), 348 Extended finstruction form the file of the fil		Ģ-,	
Erassble programmable read only memory (EPROM), 269, 588 Ethernet, 361 Exception program counter (FPC), 343-344, 440-443 Cause, See Cause register cause codes, 344 FPC. See Exception program counter handler, 343 processor support for, 440-443 Circuits, 441-442 Controller, 442-443 Exceutable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348 FFC Factorial function call, 330-331 Factoring state machines, 134-136 FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274-279, 457, 520, 543, 564, 889-591 driving VGA cable, 543 in SPI interface, 519-521 factoring, 134-136, 136 in HDL, 209-213 driving VGA cable, 543 in SPI interface, 519-521 factoring, 134-136, 136 in HDL, 209-213 driving YGA cable, 543 in HDL, 209-213 driving YGA cable, 543 in HDL, 209-213 factoring, 134-136, 136 in HDL, 209-213 feromagnation for, 277-278 Mealy FSM, 132-134 moliticycle control, 396-408, 405, 408 snail/pattern recognizer FSM,  Fixed-point numbers, 255-256 Flash memory, 269. See also Solid state drives flip-floops, 114-118, 193-197. See also Registers back-to-back, 145, 152-157, 197. See also Synchronizer comparison with latches, 118 enabled, 115-116 HDL for, 436. See also Registers metastable state of. See Metastability register, 261-263 transistor-level, 116-117 Float, Ctype, 628-631 print formats of, 658-659 Floating output node, 117 Floating point division (FDIV) bg, 175 Floating-point division (FDIV), 259 Floating-point division (FDIV), 259 Floating-point tumbers, 256-257 addition, 258-259 format ouvers of the double-precision, 256-258 in programming. See Float and Double rounding, 258 special cases infinity, 257 Mealy FSM, 132-134 molticycle control, 396-408, 405, 408 snail/pattern recognizer FSM,  Fixed-point numbers, 256-3cal also Flash memory, 269. See also Solid state of See detastability register, 114-115 Floating (2), 74-75 Floating-point division (FDIV) bg, 175 Floating point tompts of, 658-659 Floating output node, 117 Floating (2), 74-75 Floating-point division (FDIV), 259			
Exception program counter (EPC), 343–344, 440–443 Cause. See Cause register cause codes, 344 EPC. See Exception program counter handler, 343 processor support for, 440–443 crircuits, 441–442 controller, 442–443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  Factoring state machines, 134–136 EPIDV. See Placiting-point division Filed programmable gate arrays (FIPC) See, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 Filite state machines, 154–136 filite than alterling from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 Le configuration for, 277–278 Mealy FSM, 132–134 moltricycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  FIGAL Tool and the same program counter bandler, 561 Raz, 184, 200, 240 transistor count state drives are drives along the sum of the sum of the same processors and processors and processors support for, 440–443 crircuits, 441–442 controller, 442–443 enabled, 115–116 HDL for, 436. See also Sengisters metastable state of. See Metastability register, 114–115 resettable, 116 sea also Synchronizer comparison with latches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–115 resettable, 116 sea also Synchronizer comparison with latches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–115 resettable, 116 sea also Synchronizer comparison with latches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–115 resettable, 116 sea also Synchronizer comparison with latches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–115 prostruction also See Metastability register, 114–115 prostruction class 330–331 stack during, 310 prototypes, 636 recursive, 330–332 sea also Stack with no inputs or outputs, 325, 637 stack, use of, 327–333. See also Stack with no inputs o	· · · · · · · · · · · · · · · · · · ·		
Ethernet, 561 Exception program counter (EPC), 343–344 Exceptions, 343–344, 440–443 Cause. See Cause register cause codes, 344 EPC, See Exception program counter handler, 343 processor support for, 440–443 circuits, 441–442 Exceutable file, 340 Execution time, 375 Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 349  Floating output node, 117  Floating point division (FDIV), 259  Floating output node, 117  Floating point division (FDIV), 259  Floating output node, 117  Floating point division (FDIV), 259  Floating output			
Exception program counter (EPC), 343–344 Exceptions, 343–344, 440–443 Cause. See Cause register cause codes, 344 EPC. See Exception program counter handler, 343 processor support for, 440–443 circuits, 441–442 controller, 442–443 Executable file, 340 Excettion time, 375 exit, 663 Extended instruction pointer (EIP), 348  File Execution function call, 330–331 Factorial function call, 330–331 Factoring state machines, 134–136 EDIV. See Floating-point division Field programmable gate arrays (FigGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 343 in SPI interface, 519–521 file manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 Le configuration for, 277–278 Mealy FSM, 132–134 molticycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  doors FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  drives  File-flops, 114–118, 193–197. See also Registers Registers, 145, 152–157, 197. See also Synchronizer comparison with larches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–115 resettable, 116 Sex also Registers shork-to-back, 145, 152–157, 197. See also Synchronizer comparison with larches, 118 enabled, 115–116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114–117 register, 261–263 transistor count, 114, 117 ransistor-level, 116–117 Floating point division (FDIV) bug, 175 Floating-goint division (FDIV) bug, 175 Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 in SPI interface, 519–521 floating-goint instructions, MIPS, 346–347 in SPI interface, 519–521 floating-goint instructions, MIPS, 346–347 in Function (FDIV), 259 floating-goint instructions, MIPS, 346–347 in Function (FDIV), 259 floating-goint division (FDIV), 259 floating-goint instructions, MIPS, 346–347 in Function (FDIV), 259 floatin		9 '	
Stage Cause register cause codes, 344  EVENCEPTIONS, 343-344, 440-443  Causes, See Cause register cause codes, 344  EVENCE Controller, 442-443  EVENT CONTROLLER, 442-443  EVENCE CONTROLLER, 442-443			
Exceptions, 343–344, 440–443  EPC. See Exception program counter handler, 343 processor support for, 440–443 circuits, 441–442 controller, 442–443 Executable file, 340 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  Factorial function call, 330–331 stack during, 331 Factoring state machines, 134–136 FDIV. See Floating-point division Floating (2), 74–75 in HDLs, 186–188 Floating-gate transistor, 269. See also Floating-point division (FDIV) bug, 175 Floating-point division (FDIV), 259 Floating-point unmbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in HDL, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 209–213 Le configuration for, 277–278 Mealy FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Registers back-to-back, 145, 152–157, 197. See also Sporthronizer comparison with latches, 118 enabled, 115–116 enabled, 115–116 HDL, 6x, 6xe also Registers metastable state of. See Metastability register, 114–115 resettable, 116 scannable, 262–263 shift register, 261–263 transistor-level, 116–117 Float, C type, 628–631 print formats of, 658–659 Floating-point division (FDIV) bug, 175 floating-point instructions, MIPS, 346–347 Floating-point unmbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in finity, 257 NaN, 257 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Floating-point unit (FPU), 259, 461 For loops, 319–320, 322, 642 Fl			
Cause. See Cause register cause codes, 344  EPC. See Exception program counter handler, 343 processor support for, 440-443 circuits, 441-442 controller, 442-443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348 Extended instruction pointer (EIP), 348  FF  Formation filed programmable gate arrays (PFGAs), 274-279, 457, 520, 543, 564, 589-591 deriving VGA cable, 543 in SPI interface, 519-521 File manipulation, in C, 660-662 Finite state machines (FSMs), 123-141, 209-213 deriving from circuit, 137-140 divide-by-3 FSM, 129-131, 210-211 factoring, 134-136, 136 in HDI, 209-213 LE configuration for, 277-278 Mealy FSM, 132-134 moulticycle control, 396-408, 405, 408 snail/pattern recognizer FSM,  back-to-back, 145, 152-157, 197. See also Synchronizer comparison with latches, 118 enabled, 115-116 HDL for, 436. See also Registers metastablist register, 261-263 stansistor count, 114, 117 transistor-level, 116-117 Float, C type, 628-631 print formats of, 658-659 Floating output node, 117 Floating point division (FDIV) bug, 175 in HDLs, 186-188 Floating-gate transistor, 269. See also Flash memory Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346-347 Floating-point tivision (FDIV), 259 Floating-point numbers, 256-257 addition, 258-259 formats, single- and double-precision, 256-258 in programming. See Float and Double rounding, 258 special cases infinity, 257 NaN, 257 ShaN, 257 ShaN, 257 Floating-point unit (FPU), 259, 461 For loops, 319-320, 322, 642 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513-514 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513-514 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 Souther and non-preserved anon-preserved and non-preserved and non-preserved and non-preserve		* * ·	
cause codes, 344  EPC. See Exception program counter handler, 343 processor support for, 440-443 circuits, 441-442 controller, 442-443 Executable file, 340 Executable file, 340 Executable file, 340 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  F  F  F  F  F  F  F  F  Finating function call, 330-331 stack during, 331 Factoring state machines, 134-136 FDIV. See Floating-point division Field programmable gate arrays (FFCAs, 274-278, Mealy FSM, 132-134 deriving from circuit, 137-140 divide-by-3 FSM, 129-131, 210-211 factoring, 134-136, 136 in HDL, 209-213 LE configuration for, 277-278 Mealy FSM, 132-134 multicycle control, 396-408, 405, 408 snail/pattern recognizer FSM,  See also Synchronizer comparison with latches, 118 enabled, 115-116 enabled, 115-116 HDL for, 436. See also Registers metastable state of. See Metastability register, 114-115 resettable, 116 seannable, 262-263 shift register, 261-263 transistor count, 114, 117 transistor-level, 116-117 Float, C type, 628-631 print formats of, 658-659 Floating output node, 117 Floating-point division (FDIV), bug, 175 Floating-point toprocessors, 457 Floating-point toprocessors, 457 Floating-point toprocessors, 457 Floating-point timered, 519-521 File manipulation, in C, 660-662 in Float metable, 166 scannable, 118 enabled, 115-116 HDL for, 436. See Metastability register, 114-115 resettable, 116 scannable, 162-263 shift register, 261-263 transistor count, 114, 117 transistor-level, 116-117 Float, C type, 628-631 print formats of, 658-659 Floating output node, 117 Floating-point division (FDIV), 259 Floating-point timeracions, MIPS, 346-347 Floating-point numbers, 256-257 addition, 258-259 in Filed programmable gate are and proposition of the	=		
handler, 343 processor support for, 440–443 circuits, 441–442 controller, 442–443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  F  F  F  F  F  F  F  F  F  F  F  F  F	_		. •.
handler, 343 processor support for, 440–443 circuits, 441–442 controller, 442–443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  F  F  F  F  F  F  F  F  F  F  F  F  F	EPC. See Exception program counter	comparison with latches, 118	naming conventions, 638
circuits, 441–442 controller, 442–443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  Fractorial function call, 330–331 stack during, 331 Factoring state machines, 134–136 FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File tist state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDI, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  metastable state of. See Metastability register, 114–115 register, 114–115 resetable, 116 scannable, 262–263 scannable, 262–263 scannable, 262–263 stack during, 332 stack, use of, 327–333. See also Stack with no inputs or outputs, 325, 637 Fuse-programmable ROM, 269  Floating couptu node, 117 Floating point division (FDIV) bug, 175 Floating-point division (FDIV), 259 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double rocipies, 30–332 return, 325–326, 637 stack, use of, 327–333. See also Stack with no inputs or outputs, 325, 637 Fuse-programmable ROM, 269  Floating-point division (FDIV) bug, 175 Floating-point division (FDIV) bug, 175 Floating-point unimbers, 269. See also Floating-point unimbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double rocipies (FSMs), 123–141, 243 See also Stack with no inputs or outputs, 325, 637 Fuse-programmable ROM, 269  Floating-point unimers, 269. See also Floating-point unimers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in finity, 257 NaN, 257 General-purpose I/O (GPIO), 513 Secretab	handler, 343	enabled, 115-116	
controller, 442–443 Executable file, 340 Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  F  F  F  F  F  F  F  F  F  F  F  F  F	processor support for, 440-443	HDL for, 436. See also Registers	preserved and non-preserved
Executable file, 340 Execution time, 375 Executon time, 375 Executon time, 375 Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Extended instruction pointer (EIP), 348  Factorial function call, 330–331 Factorial function call, 330–331 Factoring state machines, 134–136 FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 M	circuits, 441–442	metastable state of. See Metastability	registers, 329–332
Execution time, 375 exit, 663 Extended instruction pointer (EIP), 348  Factorial function call, 330–331 stack during, 331 Factoring state machines, 134–136 FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 Let configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moor			
shift register, 261–263 transistor count, 114, 117 transistor-level, 116–117 Float, C type, 628–631 print formats of, 658–659 Floating point division (FDIV) bug, 175 Floating, 20, 74–75 in HDLs, 186–188 Floating-point division (FDIV), 259 floating-point division (FDIV), 259 floating-point instructions, MIPS, 346, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM, Part of the programmable gate short recognizer FSM, 464 specified programmable gate short reasistor count, 114, 117 fransistor-level, 116–117 Float, C type, 628–631 print formats of, 658–659 Floating point division (FDIV) bug, 175 Floating point division (FDIV) bug, 175 Floating-point coprocessors, 457 Floating-point coprocessors, 457 Floating-point coprocessors, 457 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double-processors, 456–258 in programming. See Isoa divide the print formats of, 658–659 Floating point division (FDIV), 259 formats, single- and double-processors, 457 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double-processors, 457 Floating-point numbers, 256–258 in programming. See Float and Double rounding, 258 special cases infinity, 257 NaN, 257 Floating-point unit (FPU), 259, 461 General-purpose I/O (GPIO), 513 General-purpose I/O (GPIO), 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genevate signal, 241, 243 Gen			*
Extended instruction pointer (EIP), 348  transistor count, 114, 117 transistor-level, 116–117 Float, C type, 628–631 print formats of, 658–659 Floating point division (FDIV) bug, 175 Factoring state machines, 134–136 FDIV. See Floating-point division (FDIV), 259 (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 Mealy FSM, 132–134 Mealy FSM, 132–134 Mealy FSM, 132–134 Mely FSM, 132–134 Moore FSM, 132–134 Multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Teloating point division (FDIV) bug, 175 Floating-point coprocessors, 457 Floating-point inumbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double rounding, 258 special cases infinity, 257 NaN, 25, 242 Gated time accumulation, 529 Gates AND, 20, 22, 128 buffer, 20 multiple-input, 21–22 NAND, 21, 31 NOR, 21–22, 111, 128 NOT, 20 OR, 21 transistor-level. See Transistors XNOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaers function, 535 Glibal pointer (sgp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464			
transistor-level, 116–117 Float, C type, 628–631 print formats of, 658–659 Floating output node, 117 Floating point division (FDIV) bug, 175 Floating joint division (FDIV), 269 Floating-point division (FDIV), 269 Floating-point division (FDIV), 259 (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Transistor-level, 116–117 Floating point division (FDIV) bug, 175 Floating-point division (FDIV) bug, 175 Floating point division (FDIV) bug, 175 Floating point division (FDIV), 259 Floating-point tinstructions, MIPS, 346–347 NAND, 21, 21 NOR, 21–22, 111, 128 NOT, 20 OR, 21 XOR, 21 X	The state of the s	=	
Floating cuptut node, 117 Floating point division (FDIV) bug, 175 Floating (Z), 74–75 in HDLs, 186–188 Floating-point division (FDIV), See Floating-point division (FDIV), See Floating-point division (FDIV), See Floating-point division Flield programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Floating-point division (FDIV) bug, 175 Floating point division (FDIV) bug, 175 Floating-point instructions, MIPS, 346–347 NAD, 20, 22, 128 buffer, 20 multiple-input, 21–22 NAND, 21, 31 NOR, 21 transistor-level. See Transistors XNOR,	Extended instruction pointer (EIP), 348		
Factorial function call, 330–331 stack during, 331 Factoring state machines, 134–136 FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408  print formats of, 658–659 Floating pount division (FDIV) bug, 175 Floating point division (FDIV) 259 Floating point coprocessors, 457 Floating-point division (FDIV), 259 Floating-goint coprocessors, 457 Floating-point division (FDIV), 259 Floating-goint coprocessors, 457 Floating-point division (FDIV), 259 Floating-gate transistor, 269. See also Gated time accumulation, 529 Gates AND, 20, 22, 128 buffer, 20 multiple-input, 21–22 NAND, 21, 31 NOR, 21–22, 111, 128 NOR, 21 XOR, 21 XOR, 21 XOR, 21 XOR, 21 XOR, 21 XOR, 21 Seeneral-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Global data segment, 336–337 Global pointer (\$9p), 337 GPIO. See General-purpose I/O Graphics accelerators, 464			ruse-programmable KOW, 269
Floating output node, 117 Floating point division (FDIV) bug, 175 Floating (Z), 74–75 in HDLs, 186–188 Floating-gate transistor, 269. See also Flash memory Floating-point coprocessors, 457 Floating-point coprocessors, 457 Floating-point coprocessors, 457 Floating-point division Fleld programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 Floating point division (FDIV) bug, 175 Floating Zol. 28. Floating-point coprocessors, 457 Floating-point division (FDIV), 259 factorind division (FDIV), 259 false Floating-point division (FDIV), 259 false Floating-point coprocessors, 457 Floating-point division (FDIV), 259 floating-point coprocessors, 457 Floating-point division (FDIV), 259 flo			
Floating point division (FDIV) bug, 175 Floating (Z), 74–75 in HDLs, 186–188 Floating-gate transistor, 269. See also Flash memory (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDLs, 186–188 Floating-goint coprocessors, 269. See also Floating-point coprocessors, 457 Floating-point instructions, MIPS, 346–347 Floating-point instructions, MIPS, 346–347 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double- precision, 256–258 in programming. See Float and Double rounding, 258 special cases infinity, 257 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM, Floating-point division (FDIV) bug, 175 Floating (Z), 74–75 in HDLs, 186–188 Floating-gate transistor, 269. See also Flash memory Gates  AND, 20, 22, 128 buffer, 20 multiple-input, 21–22 NAND, 21, 31 NOR, 21–22, 111, 128 NOR, 21 XOR, 2	F		_
Floating (Z), 74–75 in HDLs, 186–188 Floating-gate transistor, 269. See also Flash memory  Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Floating-point timstructions, MIPS, IHDLs, 186–188 Floating-gate transistor, 269. See also Flash memory Floating-point division (FDIV), 259 Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double rounding, 258 special cases in finity, 257 NaND, 21, 31 NOR, 21–22, 111, 128 NOR, 21 Transistor-level. See Transistors XNOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genwaves function, 535 Glibal pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		0 1	G
Floating-gate transistor, 269. See also Flash memory Floating-point division Floating-point coprocessors, 457 Floating-point division (FDIV), 259 (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408  Floating-gate transistor, 269. See also Flash memory Floating-goint coprocessors, 457 Floating-point division (FDIV), 259 Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double Touching, 258 special cases in programming, See Float and Double Special cases infinity, 257 NaN, 257 Floating-point numbers, 256–257 NaN, 257 Floating-point numbers, 256–257 NOR, 21 Transistor-level. See Transistors XNOR, 21 XOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Global data segment, 336–337 Global pointer (\$9p), 337 Global pointer (\$9p), 337 Global pointer (\$9p), 337 Global pointer (\$9p\$), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		Floating (Z), 74–75	
Factoring state machines, 134–136  FDIV. See Floating-point division Field programmable gate arrays  (FPGAs), 274–279, 457, 520, 543, 564, 589–591  driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213  deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Flash memory Flash memory Floating-point coprocessors, 457 Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 NAND, 21, 31 NOR, 21-22, 111, 128 NOT, 20 OR, 21 transistor-level. See Transistors XNOR, 21 XOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Global data segment, 336–337 GPIO. See General-purpose I/O Graphics accelerators, 464	Factorial function call, 330-331	in HDLs, 186–188	
FDIV. See Floating-point division Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Floating-point coprocessors, 457 Floating-point division (FDIV), 259 Floating-point division (FDIV), 259 Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 NAND, 21, 31 NOR, 21–22, 111, 128 NOT, 20 OR, 21 Transistors energy transistors XNOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Generate signal, 241, 243 Genwaves function, 535 Global data segment, 336–337 Global data segment, 336–337 Global pointer (\$pp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464	stack during, 331	Floating-gate transistor, 269. See also	Gated time accumulation, 529
Field programmable gate arrays (FPGAs), 274–279, 457, 520, 543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408  Floating-point division (FDIV), 259 Floating-point instructions, MIPS, 346–347 Floating-point numbers, 256–257 addition, 258–259 formats, single- and double- precision, 256–258 in programming. See Float and Double rounding, 258 special cases infinity, 257 NaN, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464	Factoring state machines, 134–136	Flash memory	Gates
(FPGAs), 274–279, 457, 520, 543, 564, 589–591 346–347 NAND, 21, 31  driving VGA cable, 543 Floating-point numbers, 256–257 NAND, 21, 31  multiple-input, 21–22  NAND, 21, 31  NOR, 21–22, 111, 128  NOR, 21–22, 111, 128  NOR, 21–22, 111, 128  NOT, 20  OR, 21  transistor-level. See Transistors  XNOR, 21  deriving from circuit, 137–140  deriving from circuit, 137–140  divide-by-3 FSM, 129–131, 210–211  factoring, 134–136, 136  in HDL, 209–213  LE configuration for, 277–278  Mealy FSM, 132–134  Moore FSM, 132–134  For loops, 319–320, 322, 642  Moore FSM, 132–134  For warding, 416–418. See also Hazards  snail/pattern recognizer FSM,  FPGAs. See Field programmable gate  Floating-point instructions, MIPS, NAND, 21, 31  NAND, 21, 31  NOR, 21–22, 111, 128  NOT, 20  OR, 21  transistor-level. See Transistors  XNOR, 21  General-purpose I/O (GPIO), 513  FIGURE STAND, 257  Format conversion (atoi, atol, atof), atof), Global data segment, 336–337  Global pointer (\$gp), 337  GPIO. See General-purpose I/O  Graphics accelerators, 464	FDIV. See Floating-point division		
543, 564, 589–591 driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Snail/pattern recognizer FSM,  Algorithm Addition, 258–259 formats, single- and double-precision, 256–258 in programming. See Float and Double Tounding, 258 Special cases Infinity, 257 Special case Infinity, 257 Special case Infinity, 257 Special case Infinity, 257 Special case		0.1	· · · · · · · · · · · · · · · · · · ·
driving VGA cable, 543 in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Snail/pattern recognizer FSM,  Ploating-point numbers, 256–257 Addition, 258–259 NOT, 20 OR, 21 transistor-level. See Transistors XNOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		0.1	± ± ·
in SPI interface, 519–521 File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 For loops, 319–320, 322, 642 Moore FSM, 132–134 Forwarding, 416–418. See also Hazards snail/pattern recognizer FSM,  408 Snail/pattern recognizer FSM,  Find in HDL, 258–258 Itransistor-level. See Transistors XNOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464			
File manipulation, in C, 660–662 Finite state machines (FSMs), 123–141, 209–213 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  Format conversion (ato1, ato1, ato1, ato1) special cases formats, single- and double-procession, 256–258 transistor-level. See Transistors XNOR, 21 XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464			
Finite state machines (FSMs), 123–141, 209–213 in programming. See Float and deriving from circuit, 137–140 Double Addivide-by-3 FSM, 129–131, 210–211 Special cases PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 in HDL, 209–213 NaN, 257 Generate signal, 241, 243 LE configuration for, 277–278 Mealy FSM, 132–134 For loops, 319–320, 322, 642 Moore FSM, 132–134 Format conversion (atoi, atoi, atoi, atoi, atoi, atoi, atoi, atoi, atoil, accelerators, 464 forwarding, 416–418. See also Hazards snail/pattern recognizer FSM, for loops, 319–320, 322, 642 Forwarding, 416–418. See also Hazards for Graphics accelerators, 464	•		· · · · · · · · · · · · · · · · · · ·
deriving from circuit, 137–140 deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in finity, 257 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM,  divide-by-3 FSM, 129–131, pouble rounding, 258 special cases plC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 Graphics accelerators, 464		. 9	
deriving from circuit, 137–140 divide-by-3 FSM, 129–131, 210–211 factoring, 134–136, 136 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM, FIGURE 137–140 Double XOR, 21 General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		_	
divide-by-3 FSM, 129–131, 210–211 special cases plC32 ports (pins) of, 515 switches and LEDs example, 513–514 in HDL, 209–213 LE configuration for, 277–278 Mealy FSM, 132–134 Moore FSM, 132–134 Moore FSM, 132–134 For loops, 319–320, 322, 642 Moore FSM, 132–134 Format conversion (atoi, atoi, atoi), multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM, FPGAs. See Field programmable gate  General-purpose I/O (GPIO), 513 PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		1 0 0	
210–211 special cases PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 in HDL, 209–213 NaN, 257 Generate signal, 241, 243 LE configuration for, 277–278 Floating-point unit (FPU), 259, 461 Genwaves function, 535 Mealy FSM, 132–134 For loops, 319–320, 322, 642 Glitches, 92–95 Moore FSM, 132–134 Format conversion (atoi, atoi, atoi), multicycle control, 396–408, 405, 408 Forwarding, 416–418. See also Hazards snail/pattern recognizer FSM, FPGAs. See Field programmable gate PIC32 ports (pins) of, 515 switches and LEDs example, 513–514 Generate signal, 241, 243 Generate signal, 241, 243 Genewaves function, 535 Glitches, 92–95 Global data segment, 336–337 Global pointer (\$gp), 337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464		rounding, 258	
in HDL, 209–213  LE configuration for, 277–278  Mealy FSM, 132–134  Moore FSM, 132–134  multicycle control, 396–408, 405, 408  snail/pattern recognizer FSM, FPGAs. See Field programmable gate  NaN, 257  Floating-point unit (FPU), 259, 461  For loops, 319–320, 322, 642  Format conversion (atoi, atol, atol), atol, atol	210–211		PIC32 ports (pins) of, 515
LE configuration for, 277–278  Mealy FSM, 132–134  Moore FSM, 132–134  Moore FSM, 132–134  Format conversion (atoi, atol, atol), atol, ato	factoring, 134-136, 136	infinity, 257	switches and LEDs example, 513-514
Mealy FSM, 132–134 Moore FSM, 132–134 For loops, 319–320, 322, 642 Moore FSM, 132–134 Format conversion (atoi, atol, atol), multicycle control, 396–408, 405, 408 Snail/pattern recognizer FSM, FORMATION  Glitches, 92–95  Global data segment, 336–337  Global pointer (\$gp), 337  GPIO. See General-purpose I/O  Graphics accelerators, 464	in HDL, 209–213	NaN, 257	Generate signal, 241, 243
Moore FSM, 132–134 multicycle control, 396–408, 405, 408 snail/pattern recognizer FSM, Format conversion (atoi, atol, atol), 663–664 Forwarding, 416–418. See also Hazards FPGAs. See Field programmable gate Global data segment, 336–337 Global data segment, 336–337 Global pointer (\$gp), 337 GPIO. See General-purpose I/O Graphics accelerators, 464			The state of the s
multicycle control, 396–408, 405, 408 Forwarding, 416–418. See also Hazards snail/pattern recognizer FSM, FPGAs. See Field programmable gate GPIO. See General-purpose I/O Graphics accelerators, 464	•	* *	The state of the s
408 Forwarding, 416–418. See also Hazards GPIO. See General-purpose I/O snail/pattern recognizer FSM, FPGAs. See Field programmable gate Graphics accelerators, 464			
snail/pattern recognizer FSM, FPGAs. See Field programmable gate Graphics accelerators, 464			
			* ,

Gray codes, 76	write after read (WAR), 451	Implicit leading one, 256
Gray, Frank, 76	write after write (WAW), 451–452	Information, amount of, 8
Ground (GND), 22	H-bridge control, 550	Initializing
symbol for, 31	HDL. See Hardware description language,	arrays in C, 645–646
	SystemVerilog, and VHDL	variables in C, 633
	Heap, 337	InitTimer1Interrupt function, 530
H	Heterogeneous multiprocessors, 456–458	Input/output elements (IOEs), 274
••	Hexadecimal numbers, 11–13	Input/Output (I/O) systems, 506–569
	Hexadecimal to binary and decimal	device driver, 507–508, 526
II 16 11 240 240	conversion, 11, 12	embedded I/O systems. See
Half adder, 240, 240	Hierarchy, 6	Embedded I/O systems
Hard disk, 478–479. See also Hard drive	HIGH, 22. See also 1, ON	I/O registers, 507–508
Hard drive, 478–479, 496. See also	High-level programming languages,	memory-mapped I/O, 507–508
Hard disk, Solid state drive, and	296, 624	personal computer I/O systems. See
Virtual memory	compiling, assembling, and loading,	Personal computer I/O systems
Hardware description languages (HDLs).	336–341	Institute of Electrical and Electronics
See also SystemVerilog, VHDL	translating into assembly, 300	Engineers (IEEE), 257
capacity, 493	High-performance microprocessors, 444	Instruction encoding, x86, 352–354, 353
combinational logic, 174, 198	Hit, 478	Instruction formats, MIPS
bitwise operators, 177–179	Hit rate, 478–480	F-type, 346
blocking and nonblocking	Hold time constraint, 142–148	I-type, 307–308 J-type, 308
assignments, 205–209	with clock skew, 149–151	R-type, 305–306
case statements, 201–202 conditional assignment, 181–182	Hold time violations, 145, 146, 147–148, 150–151	Instruction formats, x86, 352–354
delays, 188–189	Homogeneous multiprocessors, 456	Instruction level parallelism (ILP), 452,
data types, 213–217	Hopper, Grace, 337	455
history of, 174–175	Hopper, Grace, 337	Instruction memory (IM), 373, 411
if statements, 202–205		MIPS, 440
internal variables, 182–184		Instruction register (IR), 391, 398
numbers, 185		Instruction set, 295, 371–372. See also
operators and precedence, 184–185		Architecture
reduction operators, 180–181		Instructions, MIPS, 295–347, 619–622
modules, 173–174	IA-64, 354	arithmetic, 299–300, 304, 314,
parameterized modules, 217–220	IA-32 architecture. See x86	344–345, 620–622
processor building blocks, 434–437	ICs. See Integrated circuits	branching, 314–316
sequential logic, 193–198, 209–213	Idempotency theorem, 62	floating-point, 346–347, 622
simulation and synthesis, 175–177	Identity theorem, 62	for accessing memory. See Loads,
single-cycle MIPS processor, 429–440	Idioms, 177	Stores
structural modeling, 190–193	If statements	F-type, 346
testbench, 220–224, 437–438	in C, 639	I-type, 307–308
Hardware handshaking, 523	in HDL, 202–205	J-type, 308
Hardware reduction, 70-71. See also	in MIPS assembly, 316-317	logical, 308, 310-313
Equation minimization	If/else statements, 317, 649	multiplication and division, 314, 345
Hazard unit, 416-427	in C, 639–640	R-type, 305–306, 621–622
Hazards. See also Hazard unit	in HDL, 202–205	set less than, 319-320, 345
control hazards, 415, 421-424	in MIPS assembly, 317	signed and unsigned, 344-345
data hazards, 416-421	IM. See Instruction memory	Instructions, x86, 347–355
read after write (RAW), 415, 451	Immediate addressing, 333	Instructions per cycle (IPC), 375
solving	Immediates, 304, 313. See also Constants	Integer Execution Unit (IEU), 461
control hazards, 421-424	32-bit, 313	Integrated circuits (ICs), 599
forwarding, 416-418	immediate field, 307–308	Intel. See x86
stalls, 418–421	logical operations with, 311	Intel x86. See x86

Interrupt service routine (ISR), 529.	Kilobit (Kb/Kbit), 14	Loads, 345
See also Exceptions	Kilobyte (KB), 14	base addressing of, 333
Interrupts, 343, 529–531	K-maps. See Karnaugh maps	load byte (1b or 1bu), 304, 323–324,
PIC32, 529–531		345 load half (1h or 1hu), 345
Invalid logic level, 186		
Inverters, 20, 119, 178. See also NOT gate		load word (Tw), 301–304 Local variables, 332–333
cross-coupled, 109, <i>110</i> in HDL, 178, 199	L	Locality, 476
An Investigation of the Laws of Thought	_	Logic
(Boole), 8		bubble pushing, 71–73
Involution theorem, 62	LAB. See Logic array block	combinational. See Combinational
I/O. See Input/output systems	Land grid array, 558	logic
IOEs. See Input/output elements	Language. See also Instructions	families, 597–599
IorD, 393, 397	assembly, 296–304	gates. See Gates
IPC. See Instructions per cycle	machine, 305-310	hardware reduction. See Equation
IR. See Instruction register	mnemonic, 297	simplification and Hardware
IRWrite, 391, 397	translating assembly to machine, 306	reduction
ISR. See Interrupt service routine	Last-in-first-out (LIFO) queue, 327.	multilevel. See Multilevel
I-type instructions, 307–308	See also Stack	combinational logic
	Latches, 111–113	programmable, 584-591
	comparison with flip-flops, 109, 118	sequential. See Sequential logic
1	D, 113, 120	transistor-level. See Transistors
J	SR, 111–113, <i>11</i> 2	two-level, 69
	transistor-level, 116–117	Logic array block (LAB), 275
	Latency, 157-160, 409-411, 418	Logic arrays, 272-280. See also
j, 315-316	Lattice, silicon, 27	Programmable logic arrays
jal, 325	1b, load byte. See Loads	and Field programmable gate
Java, 322. See also Language	lbu, load byte unsigned. See Loads	arrays
jr, 315-316, 325	LCDs. See Liquid crystal displays	transistor-level implementation,
JTA. See Jump target address	Leaf function, 330	279–280
J-type instructions, 308	Leakage current, 34	Logic elements (LEs), 274–279
Jump, MIPS instruction, 315–316	Least recently used (LRU) replacement,	of Cyclone IV, 276
Jump, processor implementation,	490–491	functions built using, 277-278
386–387, 404–408	two-way associative cache with,	Logic families, 25, 597–599
Jump target address (JTA), 334–335,	490–491, 491	compatibility of, 26
386	Least significant bit (lsb), 13, 14	logic levels of, 25
	Least significant byte (LSB), 13, 14,	specifications, 597, 599
	302	Logic gates, 19–22, 179, 584
K	LEs. See Logic elements	AND. See AND gate
N.	Level-sensitive latch. See D latch	AND-OR (AO) gate, 46
	1h, load half. See Loads	multiple-input gates, 21–22
77 1 77 ) 75 04	Thu, load half unsigned. See Loads	NAND. See NAND gate
Karnaugh maps (K-maps), 75–84,	LIFO. See Last-in-first-out queue	NOR. See NOR gate
93–95, 126	Line options, compiler and command,	OR. See OR gate
logic minimization using, 77–83	665–667	OR-AND-INVERT (OAI) gate, 46
prime implicants, 65, 77–81,	Linked list, 655–656	with delays in HDL, 189
94–95	Linker, 340–341	XNOR. See XNOR gate
seven-segment display decoder,	Liquid crystal displays (LCDs),	XOR. See XOR gate
79–81	538–541 Literal 58 96	Logic levels, 22–23
with "don't cares," 81–82	Little andian mamory, 202, 203, 202	Logic simulation, 175–176
without glitches, 95	Little-endian memory, 302–303, 302	Logical instructions 311 312
Karnaugh, Maurice, 75	Little-endian bus order in HDL, 178	Logical instructions, 311–312

Logical shifter, 250	Maxterms, 58	Memory-mapped I/O
Lookup tables (LUTs), 270, 275	MCM. See Multichip module	address decoder, 507
Loops, 317–319, 641–642	Mealy machines, 123, 123, 132	communicating with I/O devices,
in C,	state transition and output table, 134	507–508
do/while, 641-642	state transition diagrams, 133	hardware, 508
for, 642	timing diagrams for, 135	Mem Write, 379, 397
while, 641	Mean time between failure (MTBF),	MemtoReg, 380, 397
in MIPS assembly,	153–154	Metal-oxide-semiconductor field effect
for, 319–320	Medium-scale integration (MSI) chips, 584	transistors (MOSFETs), 26
while, 318–319	Memory. See also Memory arrays	switch models of, 30
LOW, 22. See also 0, OFF	addressing modes, 349	Metastability, 151–157
Low Voltage CMOS Logic (LVCMOS), 25	area and delay, 266–267	metastable state, 110, 151
Low Voltage TTL Logic (LVTTL), 25	arrays. See Memory arrays average	resolution time, 151–152, 154–157
LRU. See Least recently used replacement	memory access time, 479	synchronizers, 152–154
LSB. See Least significant byte	big-endian, 178, 302–303	mfc0. See Move from coprocessor 0
lsb. See Least significant bit	byte-addressable, 301-303	Microarchitecture, 351–466. See also
lui, load upper immediate, 313	HDL for, 270–272	Architecture
LUTs. See Lookup tables	hierarchy, 478	advanced. See Advanced
LVCMOS. See Low Voltage CMOS	little-endian, 178, 302-303	microarchitecture
Logic	logic using, 270–272	architectural state. See Architectural
LVTTL. See Low Voltage TTL Logic	main, 478	state
Tw, load word. See Loads	operands in, 301–304	description of, 371–374
	physical, 497	design process, 372–374
	ports, 265	HDL representation, 429–440
M	protection, 503. See also Virtual	multicycle processor. See Multicycle
IVI	memory	MIPS processor
	types, 265–270	performance analysis, 374–376.
	DDR, 267	See also Performance
Machine code, assembly and, 437	DRAM, 266	analysis
Machine language, 305–310	flash, 269–270	pipelined processor. See Pipelined
formats, 305–308	register file, 267–268	MIPS processor
F-type, 346	ROM, 268–270	single-cycle processor. See Single-
I-type, 307–308, 307	SRAM, 266	cycle MIPS processor
J-type, 308, 308	virtual, 478. See also Virtual	x86, 458–465
R-type, 305–306, 305	memory	evolution of, 458
interpreting, 308–309	Memory arrays, 263–272. See also Memory	Microchip ICD3, 513
stored program, 309–310, 310	bit cell, 264–269	Microchip In Circuit Debugger 3
translating assembly language to, 306	HDL for, 270–272	(ICD3), 513
Magnitude comparator, 247	logic using, 270–272	Microcontroller, 508
Main decoder, 382–387	organization, 263–265	PIC32 (PIC32MX675F512H),
HDL for, 432	Memory hierarchy, 478–479	509–513, 510
main function in C, 625	Memory interface, 475–476	64-pin TQFP package in, 511
Main memory, 478	Memory map	operational schematic of, 512
Malloc function, 654	MIPS, 336–337, 341, 507	to PC serial link, 526
Mantissa, 258–259	PIC32, 509–510 Memory Performance. See Average	pinout of, 511 virtual memory map of, 510
Mapping, 482	,	, 1
Master latch, 114 Master-slave flip-flop, 114	Memory Access Time Memory protection, 503	Microcontroller peripherals, 537–558 Bluetooth wireless communication,
* *·	* *	
Masuoka, Fujio, 269 math.h, C library, 664–665	Memory systems, 475 MIPS, 495	547–548 character LCD, 538–541
Max-delay constraint. See Setup time	performance analysis, 479–480	
constraint	• *	control, 540–541
Constraint	x86, 564–568	parallel interface, 539

Microcontroller peripherals (Continued) motor control, 548–549	register file, 372–373 register set, 298–300	Multichip module (MCM), 566 Multicycle MIPS processor, 389–408
VGA monitor, 541–547	MIPS single-cycle HDL, 429–440	control, 396–404
Microcontroller units (MCUs), 508	building blocks, 434-437	datapath, 390–396
Micro-ops, 461	controller, 429	performance, 405–408
Microprocessors, 3, 13, 295	datapath, 429	Multilevel combinational logic, 69–73.
architectural state of, 310	testbench, 437–440	See also Logic
designers, 444	Miss, 478–480, 493	Multilevel page tables, 504–506
high-performance, 444	capacity, 493	Multiple-output circuit, 68–69
Millions of instructions per second, 409	compulsory, 493	Multiplexers, 83–86
Min-delay constraint. See Hold time	conflict, 486, 493	definition of, 83-84
constraint	Miss penalty, 488	HDL for
Minterms, 58	Miss rate, 478–480	behavioral model of, 181-183
MIPS. See also Architecture and	and access times, 480	parameterized N-bit, 218-219
Microarchitecture	Misses	structural model of, 190–193
architecture, 296, 509	cache, 478	logic using, 84–86
floating-point instructions, 346,	capacity, 493	symbol and truth table, 83
346–347	compulsory, 493	Multiplicand, 252
instruction set, 385	conflict, 493	Multiplication, 314, 345. See also
microarchitectures	page fault, 497	Multiplier
multicycle. See Multicycle MIPS	Modularity, 6	MIPS instruction, 314
processor	Modules, in HDL	signed and unsigned instructions, 345
pipelined. See Pipelined MIPS	behavioral and structural, 173–174	Multiplier, 252–253
processor	parameterized modules, 217–220	schematic, 252
single-cycle. See Single-cycle MIPS	Moore, Gordon, 30	HDL for, 253
		Multiprocessors
processor 441 452 455	Moore machines, 123, 132	. f
microprocessor, 441, 452, 455	state transition and output table, 134	chip, 456
data memory, 373	state transition diagrams, 133	heterogeneous, 456–458
instruction memory, 373	timing diagrams for, 135	homogeneous, 456
program counter, 373	Moore's law, 30	Multi-Protocol Synchronous Serial
register file, 373	MOS transistors. See Metal-oxide-	Engine (MPSSE), 563, 563
state elements of, 373	semiconductor field effect	Multithreaded processor, 455
processor control, 344	transistors	Multithreading, 455
register set, 300	MOSFET. See Metal-oxide-	multu, 345
vs. x86 architecture, 348	semiconductor field effect	Mux. See Multiplexers
MIPS instructions, 295–356, 219–222	transistors	myDAQ, 563
branching. See Branching	Most significant bit (msb), 13, 14	
formats	Most significant byte (MSB), 13, 14, 302	
F-type, 622	Motors	N
I-type, 307, 307–308	DC, 548–552	N
J-type, 308, 308	H-bridge, 550	
R-type, 305–307	servo, 549, 552–554	
multiplication and division, 314, 345	stepper, 548, 554–558	NAND (7400), 585
opcodes, 620–621	Move from coprocessor 0 (mfc0), 344,	NAND gate, 21, 21, 31
R-type funct fields, 621–622	441–443. See also Exceptions	CMOS, 31–32, 31–32
MIPS processors. See MIPS multi-cycle	MPSSE. See Multi-Protocol Synchronous	Nested if/else statement, 640
processor, MIPS pipelined	Serial Engine	Nibbles, 13–14
processor, and MIPS single-cycle	MSB. See Most significant byte	nMOS transistors, 28-31, 29-30
processor	msb. See Most significant bit	Noise margins, 23-26, 23
HDL for. See MIPS single-cycle HDL	MSI chips. See Medium-scale integration	calculating, 23-24
MIPS registers,	MTBF. See Mean time between failure	Nonarchitectural state, 372
co-processor 0 registers, 344, 441–443	mul, multiply, 32-bit result, 314	Nonblocking and blocking assignments,
program counter, 310, 372–373	mult, multiply, 64-bit result, 314	199–200, 205–209

Nonleaf function, 330	memory, 301–304	PC-relative addressing, 333-334
Nonpreserved registers, 329, 330	registers, 298–300	PCSrc, 395, 396–397, 397
nop, 342	x86, 348–350, 349	PCWrite, 393, 397
nor, 311	Operation code. See Opcode	Pentium processors, 460, 462
NOR gate, 21–22, 111, 128, 585	Operators	Pentium 4, 375, 463, 463–464
chip (7402), 585	in C, 633–636	Pentium II, 461
CMOS, 32	in HDL, 177–185	Pentium III, 375, 461, 462
pseudo-nMOS logic, 33	bitwise, 177–181	Pentium M, 464
truth table, 22	precedence, 185	Pentium Pro, 461
Not a number (NaN), 257	reduction, 180–181	Perfect induction, proving theorems
NOT gate, 20	table of, 185	using, 64–65
chip (7404), 585	ternary, 181–182	Performance Analysis, 374–376.
CMOS, 31	or, 311	See also Average Memory Access
Noyce, Robert, 26	OR-AND-INVERT (OAI) gate, 46	Time
Null element theorem, 62	OR gate, 21	multi-cycle MIPS processor, 405–407
Number conversion	ori, 311-312	pipelined MIPS processor, 426–428
binary to decimal, 10-11	OTP. See One-time programmable	processor comparison, 428
binary to hexadecimal, 12	Out-of-order execution, 453	single-cycle MIPS processor,
decimal to binary, 11, 13	Out-of-order processor, 450–452	388–389
decimal to hexadecimal, 13	Overflow	Periodic interrupts, 530–531
hexadecimal to binary and decimal,	handling exception for, 343-345,	Peripheral bus clock (PBCLK), 512
11, 12	440–443	Peripheral Component Interconnect
taking the two's complement, 16	with addition, 15	(PCI), 560
Number systems, 9–19	Oxide, 28	Peripherals devices. See Input/output
binary, 9–11, 10–11	,	systems
comparison of, 18–19, 19		Personal computer (PC). See x86
donimal 0		Personal computer (PC) I/O systems,
decimal, 9	_	1 cisonal computer (1 C) 1/O systems,
decimal, 9 estimating powers of two, 14	P	558–564
estimating powers of two, 14	P	558–564
estimating powers of two, 14 fixed-point, 255, 255–256	P	
estimating powers of two, 14	Packages, chips, 599–600	558–564 data acquisition systems, 562–563
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259	Packages, chips, 599–600	558–564 data acquisition systems, 562–563 DDR3 memory, 561
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259		558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257	Packages, chips, 599–600 Packed arithmetic, 454	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H),
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR	558–564 data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical memory, 497 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass by value, 644	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130 One-hot encoding, 129–131 One-time programmable (OTP), 584	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass gate. See Transmission gates	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414 datapath, 412–413
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130 One-hot encoding, 129–131	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass gate. See Transmission gates PC. See Program counter or Personal	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414 datapath, 412–413 description, 409–412
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130 One-hot encoding, 129–131 One-time programmable (OTP), 584 Opcode, 305, 620–621 Operands	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass gate. See Transmission gates PC. See Program counter or Personal computer	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414 datapath, 412–413 description, 409–412 hazards, 414–426. See also Hazards
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130 One-hot encoding, 129–131 One-time programmable (OTP), 584 Opcode, 305, 620–621	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass gate. See Transmission gates PC. See Program counter or Personal computer PCB. See Printed circuit board	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414 datapath, 412–413 description, 409–412 hazards, 414–426. See also Hazards performance, 426–428
estimating powers of two, 14 fixed-point, 255, 255–256 floating-point, 256–259 addition, 258–259, 259 special cases, 257 hexadecimal, 11–13, 12 negative and positive, 15 signed, 15 unsigned, 9–11  OFF, 23. See also 0, LOW Offset, 391, 392 ON, 23. See also 1, HIGH One-bit dynamic branch predictor, 446–447 One-cold encoding, 130 One-hot encoding, 129–131 One-time programmable (OTP), 584 Opcode, 305, 620–621 Operands	Packages, chips, 599–600 Packed arithmetic, 454 Page fault, 497 Page number, 498 Page offset, 498 Page table, 498, 500–501 number, 504 offset, 504 Pages, 497 Paging, 504 Parallel I/O, 515 Parallelism, 157–160 Parity gate. See XOR Partial products, 252 Pass by reference, 644 Pass gate. See Transmission gates PC. See Program counter or Personal computer PCB. See Printed circuit board PCI. See Peripheral Component	data acquisition systems, 562–563 DDR3 memory, 561 networking, 561–562 PCI, 560 SATA, 562 USB, 559–560, 563–564 Phase locked loop (PLL), 544 Physical address extension, 567 Physical page number (PPN), 499 Physical pages, 497 PIC32 microcontroller (PIC32MX675F512H), 509–513. See also Embedded I/O systems Pipelined MIPS processor, 409–428 abstract view of, 411 control, 413–414 datapath, 412–413 description, 409–412 hazards, 414–426. See also Hazards performance, 426–428 throughput, 411

PLAs. See Programmable logic arrays Plastic leaded chip carriers (PLCCs), 599 Platters, 496 PLCCs. See Plastic leaded chip carriers PLDs. See Programmable logic devices PLL. See Phase locked loop pMOS transistors, 28–31, 29 Pointers, 643–645, 647, 650, 652, 654 POS. See Product-of-sums form Positive edge-triggered flip-flop, 114 Power consumption, 34–35	PROMs. See Programmable read only memories Propagate signal, 241 Propagation delay, 88–92. See also Critical path Pseudo-direct addressing, 334–335 Pseudo instructions, 342–343 Pseudo-nMOS logic, 33–34, 33 NOR gate, 33 ROMs and PLAs, 279–280 Pulse-Width Modulation (PWM),	schematic, 267–268 use in MIPS processor, 373 Register renaming, 452–454 Register set, 299–300. See also Register file Register-only addressing, 333 Registers. See Flip-flops, MIPS registers, and x86 registers Regularity, 6 RegWrite, 378, 384, 397, 413, 414 Replacement policies, 504 Reserved segment, 337
Power processor element (PPE), 457 PPN. See Physical page number Prefix adders, 243–245, 244 Prefix tree, 245	536–537 analog output with, 537 duty cycle, 536 signal, 536	Resettable flip-flops, 116 Resettable registers, 194–196 Resolution time, 151–152 derivation of, 154–157
Preserved registers, 329–330, 330 Prime implicants, 65, 77 Printed circuit boards (PCBs), 601–602 printf, 657–659	PWM. See Pulse-Width Modulation	See also Metastability RF. See Register file Ring oscillator, 119, 119 Ripple-carry adder, 240, 240–241, 243
Priority circuit, 68–69 encoder, 102–103, 105 Procedure calls. See Function calls	Quiescent supply current, 34	Rising edge, 88 ROM. <i>See</i> Read only memory Rotations per minute (RPM), 549 Rotators, 250–252
Processor-memory gap, 477 Processor performance comparison multicycle MIPS processor, 407–408 pipelined MIPS processor, 428 single-cycle processor, 388–389	R	Rounding modes, 258 RPM. <i>See</i> Rotations per minute RS-232, 523–524 R-type instructions, 305–306
Product-of-sums (POS) form, 60 Program counter (PC), 310, 333, 373, 379	Race conditions, 119–120, 120 rand, 662–663	S
Programmable logic arrays (PLAs), 67, 272–274, 588–589	Random access memory (RAM), 265–267, 271	
transistor-level implementation, 280 Programmable logic devices (PLDs), 588 Programmable read only memories	Read after write (RAW) hazards, 415, 451. See also Hazards Read only memory (ROM), 265, 268–269, 268–270	Sampling, 141 Sampling rate, 531 Sampling time, 532 SATA. See Serial ATA
(PROMs), 268, 270, 584–588 Programming	transistor-level implementation, 279–280	sb, store byte. See Stores Scalar processor, 447
arrays. See Arrays branching. See Branching conditional statements, 316–317 constants. See Constants, Immediates function calls. See Functions in C. See C programming	ReadData, 378 Read/write head, 496 Receiver gate, 22 Recursive function calls, 330–332 Reduced instruction set computer (RISC), 298	Scan chains, 261–263 scanf, 660 Scannable flip-flop, 262–263 Schematics, rules of drawing, 31, 67 SCK. See Serial Clock SDI. See Serial Data In
in MIPS, 310–333 instructions, 619–622 logical instructions, 311–312 loops. See Loops multiplication and division,	Reduction operators, 180–181 RegDst, 381, 384, 397 Register file (RF) HDL for, 435 in pipelined MIPS processor	SDO. See Serial Data Out SDRAM. See Synchronous dynamic random access memory Segment descriptor, 353 Segmentation, 354
314 shift instructions, 312–313, 312	(write on falling edge), 412 MIPS register descriptions, 299–300	Selected signal assignment statements, 182

Semiconductors, 27	SFRs. See Special function registers	SPIxCON, 516
industry, sales, 3	sh, store half. See Stores	Squashing, 452
Sequencing overhead, 143–144, 149,	Shaft encoder, 552, 552	SR latches, 111–113, 112
160, 428	Shift instructions, 312–313, 312	SRAM. See Static random access
Sequential building blocks. See	Shift registers, 261–263	memory
Sequential logic	Shifters, 250–252	srand, 662–663
Sequential logic, 109–161, 260–263	Short path, 89–92	srl, 312
counters, 260	Sign bit, 16	srlv, 313
finite state machines. See Finite state	Sign extension, 18, 308	SSI chips. See Small-scale integration
machine	HDL for, 436	Stack, 327–333. See also Function calls
flip-flops, 114-118. Also see	Signed and unsigned instructions, 344–345	during recursive function call, 331
Registers	Signed binary numbers, 15–19	preserved registers, 329–330
latches, 111–113	Signed multiplier, 217	stack frame, 328, 332
D, 113	Sign/magnitude numbers, 15–16, 255	stack pointer (\$sp), 327
SR, 111–113	Silicon dioxide (SiO2), 28	storing additional arguments on,
registers. See Registers	Silicon lattice, 27	332–333
shift registers, 261–263	SIMD. See Single instruction multiple data	storing local variables on, 332–333
timing of. See Timing Analysis	Simple programmable logic devices	Stalls, 418–421. See also Hazards
Serial ATA (SATA), 562	(SPLDs), 274	Standard libraries, 657–665
Serial Clock (SCK), 516	Simulation waveforms, 176	math, 664–665
Serial communication, with PC,	with delays, 189	stdio, 657–662
525–527	Single-cycle MIPS processor, 376–389	file manipulation, 660–662
Serial Data In (SDI), 516	control, 382–385	printf, 657-659
Serial Data Out (SDO), 516	datapath, 376–382	scanf, 660
Serial I/O, 515–527	example operation, 384–385	stdlib, 662–664
SPI. <i>See</i> Serial peripheral interface	HDL of, 429–440	exit, 663
UART. See Universal Asynchronous	performance, 389	format conversion (atoi, atol,
Receiver Transmitter	Single instruction multiple data (SIMD),	atof), 663–664
Serial Peripheral Interface (SPI), 515–521	447, 454, 463	rand, srand, 662-663
connection between PIC32 and	Single-precision formats, 257–258.	string, 665
FPGA, 519	See also Floating-point numbers	State encodings, FSM, 129–131, <i>134</i> .
ports	Skew. See Clock skew	See also Binary encoding, One-
Serial Clock (SCK), 516	Slash notation, 56	cold encoding, One-hot encoding
Serial Data In (SDI), 516	Slave latch, 114. See also D flip-flop	State machine circuit. See Finite state
Serial Data Out (SDO), 516	s11, 312	machines
register fields in, 517	sllv, 313	State variables, 109
slave circuitry and timing, 520	SLT. See set if less than	Static branch prediction, 446
waveforms, 516	slt, set if less than, 319–320	Static discipline, 24–26
Servo motor, 549, 552–554	slti, 345	Static power, 34
Set bits, 483	sltiu, 345	Static random access memory (SRAM),
set if less than immediate (s1ti), 345	sltu, 345	266, 267
set if less than immediate unsigned	Small-scale integration (SSI) chips, 584	Status flags, 350
(sltiu), 345	Solid state drive (SSD), 478–479.	stdio.h, C library, 657–662. See also
set if less than (slt)	See also Flash memory and Hard	Standard libraries
circuit, 250	drive	stdlib.h, C library, 662–664. See also
in MIPS assembly, 319–320	SOP. See Sum-of-products form	Standard libraries
set if less than unsigned (sltu), 345	Spatial locality, 476, 488–490	Stepper motors, 549, 554–556
Setup time constraint, 142, 145–147	Spatial parallelism, 157–158	bipolar stepper motor, 554–555
with clock skew, 148–150	Special function registers (SFRs), 509	half-step drive, 554
Seven-segment display decoder, 79–82	SPECINT2000, 406	two-phase-on drive, 554
HDL for, 201–202	SPI. See Serial Peripheral Interface	wave drive, 554
with don't cares, 82–83	Spinstepper function, 557	Stored program, 309–310

Stores	case statements, 201-202, 205	T
store byte (sb or sbu), 302–304, 323–324	combinational logic using, 177–193, 198–208, 217–220	
store half (sh or shu), 345	comments, 180	T 402
store word (sw), 302-304	conditional assignment, 181-182	Tag, 483
string.h, C library, 665	data types, 213–217	Taking the two's complement, 16–17
Strings, 324, 650-651. See also	decoders, 202-203, 219	Temporal locality, 476, 481–482, 485,
Characters (char)	delays (in simulation), 189	490
Structural modeling, 173–174,	divide-by-3 FSM, 210–211	Temporal parallelism, 158–159
190–193	finite state machines (FSMs),	Temporary registers, 299, 329–330
Structures (struct), 651–653	209–213	Ternary operators, 181, 635
sub, <b>29</b> 7	Mealy FSM, 213	Testbenches, HDLs, 220–224
Substrate, 28–29	Moore FSM, 210, 212	for MIPS processor, 437–438
Subtraction, 17, 246, 297	full adder, 184	simple, 220–221
signed and unsigned instructions,	using always/process, 200	self-checking, 221–222
344–345	using nonblocking assignments,	with testvectors, 222–224
Subtractor, 246–247	208	Text segment, 336, 340
subu, 345	history of, 175	Thin Quad Flat Pack (TQFP), 510
Sum-of-products (SOP) form, 58–60	if statements, 202–205	Thin small outline package (TSOP), 599
Superscalar processor, 447–449	internal signals, 182-184	Thread level parallelism (TLP), 455
Supply voltage, 22. See also $V_{DD}$	inverters, 178, 199	Threshold voltage, 29
sw, store word, 302–304. See also Stores	latches, 198	Throughput, 157-160, 374-375,
Swap space, 504	logic gates, 177–179	409–411, 455
Switch/case statements	multiplexers, 181–183, 190–193,	Timers, 527–529
in C, 639–640	218–219	delay generation using, 528-529
in HDL. See Case statement	multiplier, 217	Timing
in MIPS assembly, 317	numbers, 185–186	of combinational logic, 88-95
Symbol table, 339	operators, 185	delay. See Propagation delay,
Symmetric multiprocessing (SMP). See	parameterized modules, 217–220	Contamination delay
Homogeneous multiprocessors	$N:2^N$ decoder, 219	glitches. See Glitches
Synchronizers, 152–154, 152–153	N-bit multiplexers, 218–219	of sequential logic, 141–157
Synchronous circuits, 122–123	N-input AND gate, 220	analysis. See Timing analysis
Synchronous dynamic random access	priority circuit, 204	clock skew. See Clock skew
memory (SDRAM), 267	using don't cares, 205	dynamic discipline, 141-142
DDR, 267	reduction operators, 180–181	metastability. See Metastability
Synchronous logic, design, 119–123	registers, 193–197	resolution time. See Resolution tim
Synchronous resettable flip-flops, 116	enabled, 196	system timing. See Timing
Synchronous sequential circuits,	resettable, 194–196	analysis
120–123, 122. See also Finite	sequential logic using, 193–198,	Timing analysis, 141–151
state machines	209–213	calculating cycle time. See Setup time
timing specification. See Timing	seven-segment display decoder,	constraint
analysis	201	hold time constraint. See Hold time
Synergistic processor elements (SPEs),	simulation and synthesis, 175–177	constraint
457	structural models, 190–193	max-delay constraint. See Setup time
Synergistic Processor Unit (SPU) ISA, 458	synchronizer, 197	constraint
SystemVerilog, 173–225. See also	testbench, 220–224, 437–438	min-delay constraint. See Hold time
Hardware description languages	self-checking, 222	constraint
accessing parts of busses, 188, 192	simple, 221	multi-cycle processor, 407–408
bad synchronizer with blocking	with test vector file, 223–224	pipelined processor, 428
assignments, 209	tristate buffer, 187	setup time constraint. See Setup time
bit swizzling, 188	truth tables with undefined and	constraint
blocking and nonblocking assignment,	floating inputs, 187, 188	single-cycle processor, 388–389
199–200, 205–208	z's and x's, 186–188, 205	with clock skew. See clock skew
177 200, 200 200		

TIR. See Translation lookaside buffer Trace cache, 463 Transistors, 26-34 bipolar, 26 CMOS, 26-33 gates made from, 31-34 latches and flip-flops, 116-117 MOSPETs, 26 nMOS, 28-34, 29-33 pMOS, 28-34, 29-33 pMOS, 28-34, 29-33 pMOS, 28-34, 29-33 pMOS, 28-34, 29-37 pMOS, 28-34, 29-38 Transistor Iransistor Logic (TTL), 25-25, 597-598 Translating and starring a program, 337-342, 318 Translation lookaside buffer (TLB), 502-503 Transmission Gontrol Protocol and Internet Protocol (TCPIP), 561 Transmission lines, 602-615 characteristic impedance (Zo), 612-613 derivation of, 612-613 derivation of, 613-614 series and parallel terminations, 606-607 reflection conficient (k), 613-614 derivation of, 613-614 series and parallel terminations, 607-610 open termination, 607-610 open termination, 607-610 open termination, 607-610 Transparcet latch. See D latch Traps, 343 Translate that. See D latch Traps, 343 Translation indendand floating inputs, 187-188 SOP. See Thin small outline package TTL. See Transistor Transistor Logic TWO-SEE Rank, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TNOP, See Thin small outline package TTL. See Transistor Logic TWO-SEE Rank, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TNOP, See Thin small outline package TTL. See Transistor Transistor Logic TWO-SEE Rank, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TNOP, See Thin small outline package TTL. See Transistor Transistor Logic TWO-SEE Rank, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TNOP, See Thin small outline package TTL. See Transistor Transistor Logic TWO-SEE Rank, 115, 127 Two-yel-cale return of 114, 418 TWO-Recoder, 219 TWO-Recoder, 202-203 TWO-BER TRANSING TRANS			
Transistors, 26-34 bipolar, 26 CMOS, 26-33 gates made from, 31-34 latches and lip-flops, 116-117 MOSFETs, 26 nMOS, 28-34, 29-33 pMOS, 28-34, 29-33 ppeudo-nMOS, 33-34 ROMs and PLAs, 279-280 transmission gate, 33 Transistor-Transistor Logic (TTL), 25-26, 597-598 Translating and starting a program, 337-342, 338 Translating on lookaside buffer (TLB), 502-503 STA register, 524 Universal Asynchronous Receiver Transmitter (UART), 521-527 hardware handshaking, 523 STA register, 524 Universal Synchronous Receiver Transmiton lines, 602-615 characteristic impedance (Z <sub>0</sub> ), 612-613 derivation of, 612-613 matched termination, 604-606 mismatched termination, 606-607 reflection coefficient (k <sub>2</sub> ), 613-614 derivation of, 613-614 series and parallel termination, 607 when to use, 610 Transparrel tatch. See D latch Transparrel tatch.	TLB. See Translation lookaside buffer	Two-level logic, 69	VGA (Video Graphics Array) monitor,
bipolar, 26 CMOS, 26-33 gates made from, 31-34 latches and flip-flops, 116-117 MOSPETS, 26 nMOS, 28-34, 29-33 pseudo-inMOS, 33-34 ROMs and PLAs, 279-280 transmission gate, 33 Transistor-Transistor Logic (TTL), 25-26, 597-598 Translation lookaside buffer (TLB), 502-503 Transmission control Protocol and Internet Protocol (TCPIP), 561 Transmission ines, 602-615 characteristic impedance (Za), 612-613 derivation of, 612-613 matched termination, 604-606 mismatched termination, 604-606 mismatched termination, 604-606 mismatched termination, 607 derivation of, 613-614 derivation of, 613-614 derivation of, 613-614 derivation of, 613-614 derivation of, 613-615 series and parallel terminations, 610-612 short termination, 607 when to use, 610 Transparent latch, See D latch Traps, 343 Tristate buffer, 74-75, 187 HDL for, 186-187 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 81 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TSOP, See Ithis small outline package TTL. See Transistor-Transistor Logic TWOSPETS, 26 nMOS, 28-34, 29-33 pseudo-inMOS, 33-34 conditional assign ment and participation to conditional assignment, 199-200 Unity gain points, 24 Universal Asynchronous Receiver Transmitter UACH, 521-526 Unity unity gain points, 24 Universal Asynchronous Receiver Transmitter (UACH), 521-527 hardware handshaking, 523 Unity gain points, 24 Universal Asynchronous Receiver Transmitter (UACH), 521-527 hardware handshaking, 523 Unity unity gain points, 24 Universal Paylendonus Receiver Transmitter Unconditional assignment seconditional assignment, 199-200, 205-208 combinational logic using, 177-193, 198-208, 217-220 comments, 180 detartypes, 213-217 det	Trace cache, 463	Two's complement numbers, 16–18	541–547
CMOS, 26–33 gates made from, 31–34 latches and flip-flops, 116–117 MOSFETs, 26 mOS, 28–34, 29–33 pMOS, 28–34, 29–33 pmOS, 28–34, 29–33 pmOS, 28–34, 29–33 peaudo-mMOS, 33–34 ROMs and PLAs, 279–280 Unconditional branches, 315–316 Uncodenditional	Transistors, 26–34	typedef, 653-654	connector pinout, 543
gates made from, 31–34 latches and flip-flops, 116–117 MOSFETs, 26 anMOS, 28–34, 29–33 poseudo-nMOS, 33–34 poseudo-nMOS, 34–34	bipolar, 26		driver for, 544–547
Iatches and flip-flops, 116–117 MOSETE, 26 nMOS, 28–34, 29–33 pMOS, 28–34, 29–33 pMOS, 28–34, 29–33 pmosh, 28–34, 29–38 ROMs and PLAs, 279–280 transmission gate, 33 Transistor-Transistor Logic (TTL), 25–26, 597–598 Translating and starting a program, 337–342, 338 Translating and starting a program, 337–342, 338 Transmission Control Protocol and Internet Protocol (TCPIP), 561 Transmission lines, 602–615 characteristic impedance (Z <sub>0</sub> ), 612–613 derivation of, 612–613 derivation of, 612–613 derivation of, 612–613 derivation of, 612–614 derivation of, 613–614 series and parallel termination, 607–600 mismatched termination, 607–607 reflection coefficient (k.), 613–614 derivation of, 613–614 series and parallel terminations, 607–610 Transparent latch. See D latch Traps, 343 Truth tables, 20 Truth tables, 20 Truth tables, 20 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic  UART. See Universal Asynchronous Receiver Transmitter Unconditional branches, 315–316 Uncode, 322 Unit under test (UUT), 220 Unit under test (UUT), 220 Unit under test (UURT), 521–527 hardware handshaking, 315–316 Unit under test (UURT), 521–527 hardware handshaking, 32–31 STA register, 524 Unit under test (UURT), 521–527 hardware handshaking, 315–316 Unit under test (UURT), 521–527 hardware handshaking, 52–3 STA register, 524 Ush under test (UURT), 521–527 Ush in summer test (UURT), 521–527 hardwar	* '		
Iatches and flip-flops, 116–117 MOSETE, 26 nMOS, 28–34, 29–33 pMOS, 28–34, 29–33 pMOS, 28–34, 29–33 pmosh, 28–34, 29–38 ROMs and PLAs, 279–280 transmission gate, 33 Transistor-Transistor Logic (TTL), 25–26, 597–598 Translating and starting a program, 337–342, 338 Translating and starting a program, 337–342, 338 Transmission Control Protocol and Internet Protocol (TCPIP), 561 Transmission lines, 602–615 characteristic impedance (Z <sub>0</sub> ), 612–613 derivation of, 612–613 derivation of, 612–613 derivation of, 612–613 derivation of, 612–614 derivation of, 613–614 series and parallel termination, 607–600 mismatched termination, 607–607 reflection coefficient (k.), 613–614 derivation of, 613–614 series and parallel terminations, 607–610 Transparent latch. See D latch Traps, 343 Truth tables, 20 Truth tables, 20 Truth tables, 20 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic  UART. See Universal Asynchronous Receiver Transmitter Unconditional branches, 315–316 Uncode, 322 Unit under test (UUT), 220 Unit under test (UUT), 220 Unit under test (UURT), 521–527 hardware handshaking, 315–316 Unit under test (UURT), 521–527 hardware handshaking, 32–31 STA register, 524 Unit under test (UURT), 521–527 hardware handshaking, 315–316 Unit under test (UURT), 521–527 hardware handshaking, 52–3 STA register, 524 Ush under test (UURT), 521–527 Ush in summer test (UURT), 521–527 hardwar			
MOSFETS, 26   mNOS, 28-34, 29-33   pNOS, 28-34, 29-33   pSeudo-nMOS, 33-34   ROMs and PLAs, 279-280   transmission gate, 33   Transistor Logic (TTL), 25-26, 597-598   Translating and starting a program, 337-342, 338   Unicode, 322   Universal Asynchronous Receiver Transmission Control Protocol and Interner Protocol (TCP/IP), 561   Transmission Control Protocol and Interner Protocol (TCP/IP), 561   Transmission gates, 33   Transmission control Protocol and Interner Protocol (TCP/IP), 561   Transmission gates, 33   Transmission faces, 602-615   Characteristic impedance (Z <sub>0</sub> ), 612-613   matched termination, 604-606   mismatched termination, 606-607   reflection coefficient (k <sub>1</sub> ), 613-614   series and parallel terminations, 616-612   short termination, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 607   the derivation of, 613-614   series and parallel terminations, 600   the derivation of, 613-614   series and parallel terminations, 600   the derivation of, 613-614   series and parallel termination, 607   the derivation of, 613-614   series and parallel terminations, 600   the derivation of, 613-614   series and parallel terminations, 600   the derivation of, 613-614   series and parallel terminations, 600   the derivation of, 613-614   series	9	U	
nMOS, 28–34, 29–33 pMOS, 28–34, 29–33 pmosto-nMOS, 33–34 ROMs and PLAs, 279–280 transmission gate, 33 Transistor-Transistor Logic (TTL), 25–26, 597–598 Translating and starting a program, 337–342, 338 Translating nolokaside buffer (TLB), 502–503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission lines, 602–615 characteristic impedance (Z <sub>0</sub> ), 612–613 derivation of, 612–613 matched termination, 604–606 mismatched termination, 607–610 open termination, 606–607 reflection coefficient (k), 613–614 derivation of, 613–614 series and parallel terminations, 607–610 open termination, 607 op			
pbmOS, 28-34, 29-33 pseudo-nMOS, 33-34 ROMs and PLAs, 279-280 transmission gate, 33 Transistor-Iransistor Logic (TITL), 25-26, 597-598 Translating and starting a program, 337-342, 338 Translation lookaside buffer (TLB), 502-503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission gates, 33 Transmission ines, 602-615 Characteristic impedance (Za), 612-613 derivation of, 612-613 matched termination, 604-606 mismatched termination, 604-610 open termination, 606-607 reflection coefficient (k), 613-614 derivation of, 613-614 series and parallel terminations, 610-612 short termination, 607 when to use, 610 Transparent latch. See D latch Transp. 343 Tristate buffer, 74-75, 187 HDL. for, 186-187 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112, 112, 112 With don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TSOP. See Thin small outline package TTL. See Transistor-Logic UNES Co. 20, 222, 232, 252 Verileg, See SystemVerilog Very High Speed lategarded Circuits (VHSIC), 175. See also VHDL  Receiver Transmitrer URATS, 313-316 Unconditional branches, 315-316 Undefined instruction exception, 343-344, 440-443 Unicode, 322 Unit under test (UUT), 220 Unity gain points, 24 Universal Saynchronous Receiver Transmiter (UART), 521-527 hardware handshaking, 523 STA register, 524 Universal Serial Bus (USB), 270, 523, 59-60 USB 1.0, 560 USB 1.0, 560 USB 2.0,			VHSIC Hardware Description Language
ROMs and PLAs, 279-280 transmission gate, 33 Transistor-Transistor Logic (TIL), 25-26, 597-598 Translating and starting a program, 337-342, 338 Transistion lookaside buffer (TLB), 502-503 Translating and starting a program, 337-342, 338 Transistor Control Protocol and Internet Protocol (TCPIP), 561 Transmission lines, 602-615 characteristic impedance (Z <sub>0</sub> ), 612-613 derivation of, 612-613 matched termination, 604-606 mismatched termination, 607-610 open termination, 606-607 reflection coefficient (R <sub>2</sub> ), 613-614 derivation of, 613-614 series and parallel terminations, 610-612 short termination, 607-610 open termination, 607-610 open termination, 607-610 open termination, 608-607 mismatched termination, 608-608 mismatched termination, 608-607 mismatched termination, 608-608 uSB 1.0, 560 uSB 1.		UART. See Universal Asynchronous	
ROMs and PLAs, 279–280 transmission gate, 33 Transistor Logic (TTL), 25–26, \$97–598 Translating and starting a program, 337–342, 338 Translation lookaside buffer (TLB), 502–503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission gates, 33 Transmission ince, 602–615 Characteristic impedance (Zo), 612–613 derivation of, 612–613 matched termination, 604–606 mismatched termination, 607–610 open termination, 606–607 reflection coefficient (k.), 613–614 derivation of, 613–614 series and parallel terminations, 607 when to use, 610 Transparent latch. See D latch Traps, 343 Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic TWo-bit dynamic branch predictor, 447 Verilog. See SystemVerilog Verilog See SystemVerilog Undefined instruction exception, 343–344, 440–4443 Unicode, 322 Unit under test (UUT), 220 Unity gain points, 24 Universal Asynchronous Receiver Transmitter (URRT), 521–527 hardware handshaking, 523 STA register, 524 Universal Serial Bus (USB), 270, 523, 559–560 USB 1.0, 560 USB 1.0, 560 USB 2.0, 560 USB 1.0, 5	* * * * * * * * * * * * * * * * * * * *	· ·	* **
transmission gate, 33 Transistor-Transistor Logic (TTL), 25-26, \$97-598 Translating and starting a program, 337-342, 338 Translating and starting a program, 337-342, 338 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission gates, 33 Transmission gate, 33 Transmission control Protocol and Internet Protocol (TCP/IP), 561 Transmission lines, 602-615 characteristic impedance (Z <sub>0</sub> ), 612-613 matched termination, 607-610 open termination, 604-606 mismatched termination, 607-610 open termination, 606-607 reflection coefficient (k <sub>1</sub> ), 613-614 series and parallel terminations, 610-612 short termination, 607-who to use, 610 Transparent latch. See D latch Traps, 343 Tristate buffer, 74-75, 187 HDL for, 186-187 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TSOP. See Thin small outline package TTL. See Transistor-Transistor-Transistor Logic TWo-bit dynamic branch predictor, 447 Uniced 322 Unit under test (UUT), 220 Unity gain points, 24 Universal Asynchronous Receiver Transmitter (URRT), 521-527 hardware handshaking, 523 STA register, 524 Universal Serial Bus (USB), 270, 523, 559-560 USB 1.0, 560 USB 1.0, 560 USB 1.0, 560 USB 3.0, 560 U	*	Unconditional branches, 315-316	0.1
Transistor-Transistor Logic (TTL), 25-26, \$79-598 Translating and starting a program, 337-342, 338 Translation lookaside buffer (TLB), 502-503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission lines, 602-615 characteristic impedance (Z <sub>0</sub> ), 612-613 matched termination, 604-606 mismatched termination, 604-607 reflection coefficient (k <sub>0</sub> ), 613-614 series and parallel terminations, 610-612 short termination, 607 when to use, 610 Transpars latch. See D latch Transpars and parallel terminations, 610-612 short termination, 607 when to use, 610 Transpars latch. See D latch Transpars latch se			bad synchronizer with blocking
S97-598 Translating and starting a program, 337-342, 338 Translation lookaside buffer (TLB), 502-503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission gates, 33 Transmission lines, 602-615 characteristic impedance (Z <sub>0</sub> ), 612-613 matched termination, 604-606 mismatched termination, 606-607 reflection coefficient (E), 613-614 derivation of, 613-614 series and parallel terminations, 606-607 reflection coefficient (E), 613-614 derivation of, 613-614 series and parallel terminations, 607-810 when to use, 610 Transparent latch. See D latch Traps, 343 Tristate buffer, 74-75, 187 HDL for, 186-187 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer built using, 84-85, 91-93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81-83, 205 with undefined and floating inputs, 187-188 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic TWo-bit dynamic branch predictor, 447 Universal Asynchronous Receiver Transmiter (ULRAT), 521-527 hardware handshaking, 523 STA register, 524 Universal Asynchronous Receiver Transmiter (URART), 521-527 hardware handshaking, 523 STA register, 524 Universal Asynchronous Receiver Transmiter (URART), 521-527 hardware handshaking, 523 STA register, 524 Universal Asynchronous Receiver Universal Asynchronous R	9 .		assignments, 209
Translating and starting a program, 337–342, 338 Translation lookaside buffer (TLB), 502–503 Transmission Control Protocol and Internet Protocol (TCP/IP), 561 Transmission gates, 33 Transmission ines, 602–615 characteristic impedance (Z <sub>0</sub> ), 612–613 matched termination, 604–606 mismatched termination, 607–610 open termination, 606–607 reflection coefficient (k <sub>s</sub> ), 613–614 derivation of, 613–614 series and parallel terminations, 607 when to use, 610 Transparent latch. See D latch Traps, 343 Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 137–188 TSOP. See Thin small outline package TTL. See Transsistor-Transistor Logic Two-bit dynamic branch predictor, 447 Universal Asynchronous Receiver Transmitter (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Bays (uSB), 270, 523, 55TA register, 524 Universal Bays (USB), 270, 523, 55TA register, 524 Universal Bus (USB), 270, 523, 55TA register, 524 Universal Saynchronous Receiver Transmitter (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Saynchronous Receiver Transmister (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Saynchronous Receiver Transmister (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Saynchronous Receiver Transmister (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Saynchronous Receiver Universal Asynchronous Receiver Transmitter (UART), 521–527 hardware handshaking, 523 STA register, 524 Universal Asynchronous Receiver Universal Asynchr	9		
Tarnslation lookaside buffer (TLB),	Translating and starting a program,	-	0,
Translation lookaside buffer (TLB), $SO2-503$ (Transmission Control Protocol and Internet Protocol (TCP/IP), 561 (Transmission gates, 33 (Universal Serial Bus (USB), 270, 523, Transmission gates, 33 (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ register, $SFA$ (USB 1.0, $SFA$ (Universal Serial Bus (USB), 270, 523, $SFA$ (Election of felt-feld mismatched termination, $SFA$ (USB 1.0, $SFA$ (Unsigned multiplier, $SFA$ (USB 1.0, $SFA$ (Unsigned numbers, $SFA$ (USB 1.0, $SFA$ (		* **	9
Transmission Control Protocol and Internet Protocol (TCP/IP), 561		• • •	· · · · · · · · · · · · · · · · · · ·
Transmission Control Protocol (TCP/IP), 561 Internet Protocol (TCP/IP), 562 Internal Protocol		•	case statements, 201–202, 205
Interner Protocol (TCP/IP), 561         STA register, 524         198–208, 217–220           Transmission gates, 33         Universal Serial Bus (USB), 270, 523, 559–560         comments, 180           Characteristic impedance (Z₀), 612–613         USB 1.0, 560         data types, 213–217           derivation of, 612–613         USB 3.0, 560         death types, 213–217           matched termination, 604–606         USB 3.0, 560         delays (in simulation), 189           mismatched termination, 606–607         Uss b. 62 Universal Serial Bus         divide-by-3 FSM, 210–211           reflection coefficient (k₁), 613–614         Uss Eve Universal Serial Bus         209–213           series and parallel terminations, 607         USB links, 563–564         Mealy FSM, 213           when to use, 610         Use bit (U), 490         Wester the protocology of the p	Transmission Control Protocol and		
Transmission gates, 33 Transmission lines, 602–615	Internet Protocol (TCP/IP), 561	<u>.</u> .	
Transmission lines, 602–615		9	
characteristic impedance ( $Z_0$ ), $612-613$ USB 1.0, 560 USB 2.0, 560 derivation of, $612-613$ USB 3.0, 560 delays (in simulation), 189 delays (in simulation), 189 divide-by-3 FSM, 210-211 mismatched termination, $604-606$ mismatched termination, $607-610$ open termination, $606-607$ reflection coefficient ( $k_1$ ), $613-614$ derivation of, $610-612$ USB $8e$ Universal Serial Bus USB links, $563-564$ Mealy FSM, $210-211$ finite state machines (FSMs), $209-213$ Moore FSM, $210, 212$ full adder, $184$ using always/process, $200$ using nonblocking assignments, $208$ history of, $175$ if statements, $208$ history of, $175$ if statements, $202$ internal signals, $182-184$ inverters, $178$ , $199$ latches, $198$ variables in $C$ , $629-633$ global and local, $631-632$ initializing, $633$ primitive data types, $630-631$ variables-shift instruction, $313$ operators, $185$ as even-segment display decoder, $79$ SR latch, $111, 112$ with don't cares, $69, 81-83, 205$ with undefined and floating inputs, $187-188$ TSOP. $See$ Thin small outline package TTL. $See$ Transistor-Transistor Logic Two-bit dynamic branch predictor, $447$ Verilog, $See$ SystemVerilog Very High Speed Integrated Circuits (VHSIC), $175$ . $See$ also VHDL reduction operators, $180-181$	9 .		
Content   Cont		USB 1.0, 560	· .
derivation of, $612$ – $613$ matched termination, $604$ – $606$ mismatched termination, $607$ – $610$ open termination, $607$ – $610$ open termination, $606$ – $607$ reflection coefficient $(k_r)$ , $613$ – $614$ derivation of, $613$ – $614$ series and parallel terminations, $610$ – $612$ short termination, $607$ when to use, $610$ Use bit $(U)$ , $490$ using an aways/process, $200$ using nonblocking assignments, when to use, $610$ Transparent latch. $See$ D latch Traps, $343$ Tristate buffer, $74$ – $75$ , $187$ HDL for, $186$ – $187$ multiplexer built using, $84$ – $85$ , $91$ – $93$ Truth tables, $20$ ALU decoder, $383$ , $384$ multiplexer, $83$ seven-segment display decoder, $79$ SR latch, $111$ , $112$ with don't cares, $69$ , $81$ – $83$ , $205$ with undefined and floating inputs, $187$ – $188$ TSOP. $See$ Thin small outline package TTL. $See$ Transistor Logic Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . $See$ also VHDL displays a divide-by-3 FSM, $210$ – $211$ finite state machines (FSMs), $209$ – $213$ Mealy FSM, $213$ Moore FSM, $210$ , $210$ , $212$ full adder, $184$ using always/process, $200$ using nonblocking assignments, $208$ internal signals, $182$ – $184$ inverters, $175$ if statements, $202$ internal signals, $182$ – $188$ unultiplexer $181$ – $183$ , $190$ – $193$ ,			• • •
matched termination, 604–606 mismatched termination, 607–610 open termination, 606–607 reflection coefficient (k,), 613–614 derivation of, 613–614 series and parallel terminations, 607 when to use, 610 Transparent latch. See D latch Traps, 343 Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93 Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Unsigned multiplier, 217 Unsigned multiplier, 216 UsB links, 563–564 FTDI, 563 UM232H module, 564 Use bit (U), 490 Use bit (U), 490 Use bit (U), 490 Using nonblocking assignments, 208 history of, 175 if statements, 202 internal signals, 182–184 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, 218–219 multiplexer, 813 seven-segment display decoder, 79 SR latch, 111, 112 Variable-shift instruction, 313 V <sub>CC</sub> , 23. See also Supply voltage Vector processor, 447 Verilog, See SystemVerilog Very High Speed Integrated Circuits (VHSIC), 175. See also VHDL  divide-by-3 FSM, 210–211 finite state machines (FSMs), 209–213 Mealy FSM, 213 Moore FSM, 210, 212 full adder, 184 using always/process, 200 using nonblocking assignments, 208 internal signals, 182–184 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, 218–219 multiplexer, 217 numbers, 185–186 operators, 185 parameterized modules, 217–220 N-bit multiplexers, 218, 219 N-bit mul	derivation of, 612-613		
mismatched termination, $607-610$ open termination, $606-607$ reflection coefficient $(k_r)$ , $613-614$ derivation of, $613-614$ series and parallel terminations, $610-612$ short termination, $607$ when to use, $610$ Transparent latch. See D latch Traps, $343$ Tristate buffer, $74-75$ , $187$ HDL for, $186-187$ multiplexer built using, $84-85$ , $91-93$ Truth tables, $20$ ALU decoder, $383$ , $384$ multiplexer, $83$ seven-segment display decoder, $79$ SR latch, $111$ , $112$ with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $187-188$ TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . See also VHDL figures in Real PSM, $209-213$ medicate in USB links, $563-564$ Mealy FSM, $213$ Moore FSM, $210$ , $212$ full adder, $184$ using always/process, $200$ using nonblocking assignments, $208$ history of, $175$ if statements, $202$ internal signals, $182-184$ inverters, $178$ 199 latches, $198$ logic gates, $177-179$ multiplexer, $181-183$ , $190-193$ , $187-188$ seven-segment display decoder, $199$ primitive data types, $630-631$ multiplexer, $185-186$ operators, $185$ parameterized modules, $217-220$ Ni-pin AND gate, $220$ , $220$ priority circuit, $204$ reduction operators, $218$ , $219$ Ni-pin AND gate, $220$ , $220$ priority circuit, $204$ reduction operators, $200$ priority circuit, $204$ reduction operators, $209$ priority circuit, $209$ priority			
open termination, $606-607$ reflection coefficient $(k_P)$ , $613-614$ derivation of, $613-614$ derivation of, $613-614$ series and parallel terminations, $610-612$ short termination, $607$ when to use, $610$ Use bit $(U)$ , $490$ using always/process, $200$ using nonblocking assignments, $208$ history of, $175$ if statements, $208$ history of, $175$ if statements, $208$ runtiplexer built using, $84-85$ , $91-93$ Variables in C, $629-633$ global and local, $631-632$ initializing, $633$ reven-segment display decoder, $79$ SR latch, $111$ , $112$ with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $187-188$ Verilog. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . See also VHDL $209-213$ Mealy FSM, $213$ Moore FSM, $210$ , $212$ fill adder, $210$ , $212$ fill adder, $210$ , $212$ full adder, $210$ , $212$ full adder, $210$ , $210$ more FSM, $210$ , $210$ more FSM			
reflection coefficient $(k_r)$ , $613-614$ derivation of, $613-614$ derivation of, $613-614$ series and parallel terminations, $610-612$ Use bit $(U)$ , $490$ Use bit $(U)$ , $490$ using always/process, $200$ using nonblocking assignments, when to use, $610$ Transparent latch. $See$ D latch Traps, $343$ V  Tristate buffer, $74-75$ , $187$ HDL for, $186-187$ multiplexer built using, $84-85$ , $91-93$ Valid bit $(V)$ , $484$ larches, $198$ logic gates, $177-179$ multiplexer, $83$ seven-segment display decoder, $83$ seven-segment display decoder, $83$ seven-segment display decoder, $83$ primitive data types, $630-631$ with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $187-188$ TSOP. $See$ Thin small outline package TTL. $See$ Transistor-Transistor Logic Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . $See$ also VHDL $See$ Tynamic branch predictor, $447$ (VHSIC), $175$ . $See$ also VHDL $See$ Tynamic branch predictor, $447$ (VHSIC), $175$ . $See$ also VHDL $See$ Tynamic branch predictor, $447$ (VHSIC), $175$ . $See$ also VHDL $See$ Tynamic primations, $Sea$ and $Sea$ and $Sea$ and $Sea$ and $Sea$ also VHDL $Sea$ Tanositor-Transistor Logic $Sea$ SystemVerilog priority circuit, $Sea$ reduction operators, $Sea$ also VHDL $Sea$ also VHDL $Sea$ reduction operators, $Sea$ also $Sea$ by $Se$	open termination, 606–607	•	The state of the s
derivation of, $613-614$ series and parallel terminations, $610-612$ Use bit $(U)$ , $490$ using always/process, $200$ using nonblocking assignments, $208$ history of, $175$ if statements, $208$ Triansparent latch. See D latch $208$ Triansparent latch. See D latch $208$ Triansparent latch $208$ History of, $208$ Hist			Mealy FSM, 213
series and parallel terminations, $610-612$ Use bit (U), 490 using always/process, 200 using nonblocking assignments, $208$ Transparent latch. See D latch $208$ Tristate buffer, $74-75$ , $187$ HDL for, $186-187$ multiplexer built using, $84-85$ , $91-93$ Valid bit (V), $484$ latches, $198$ logic gates, $177-179$ multiplexer, $83$ seven-segment display decoder, $79$ SR latch, $111$ , $112$ with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $187-188$ TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . See also VHDL full adder, $184$ using always/process, $200$ using nonblocking assignments, $208$ if statements, $202$ internal signals, $182-184$ inverters, $178$ , $199$ latches, $198$ logic gates, $177-179$ multiplexer, $181$ , $199$ latches, $198$ logic gates, $177-179$ multiplexer, $181$ , $181$ , $190-193$ , $181$ , $191$ , $1$			•
short termination, 607 when to use, 610  Transparent latch. See D latch Traps, 343  Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93  Truth tables, 20 ALU decoder, 383, 384 global and local, 631–632 initializing, 633 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188  TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Wes bit (U), 490  using always/process, 200 using nonblocking assignments, 208 history of, 175 if statements, 202 internal signals, 182–184 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, 218–219 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 Variable-shift instruction, 313 vector processor, 447 Verilog. See Also Supply voltage, $V_{DD}$ Vector processor, 447 Verilog. See SystemVerilog Very High Speed Integrated Circuits Two-bit dynamic branch predictor, 447  Vision Speed Integrated Circuits Valid bit (V), 484 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, multiplexer, 181–183, 190–193, multiplexer, 181–183, 190–193, multiplexer, 185–186 operators, 185 parameterized modules, 217–220 N-bit multiplexers, 218, 219 N-input AND gate, 220, 220	· ·		
short termination, 607 when to use, 610  Transparent latch. See D latch Traps, 343  Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93  Truth tables, 20  ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188  TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  W  V  Sign onnblocking assignments, 208  1bitstory of, 175 if statements, 202 internal signals, 182–184 inverters, 178, 199 logic gates, 177–179 multiplexer, 181–183, 190–193, logic gates, 177–179 multiplexer, 181–183, 190–193, multiplexer, 181–183, 190–193, primitive data types, 630–631 vcc, 23. See also Supply voltage, VDD vorcessor, 447 Vector processor, 447 verilog. See SystemVerilog Very High Speed Integrated Circuits V  185–186 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 220 priority circuit, 204 reduction operators, 180–181	•		
Transparent latch. See D latch Traps, 343  Tristate buffer, 74–75, 187 HDL for, 186–187 multiplexer built using, 84–85, 91–93  Truth tables, 20 ALU decoder, 383, 384 multiplexer, 83 seven-segment display decoder, 79 SR latch, 111, 112 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188  TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Valid bit (V), 484 Vanity Fair (Carroll), 76 Valid bit (V), 484 Vanity Fair (Carroll), 76 Variables in C, 629–633 global and local, 631–632 initializing, 633 primitive data types, 630–631 Variable-shift instruction, 313 V <sub>CC</sub> , 23. See also Supply voltage Vector processor, 447 Verilog. See SystemVerilog Very High Speed Integrated Circuits Very High Speed Integrated Circuits Vereduce internal signals, 182–184 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, 218–219 multiplexer, 217 numbers, 185–186 operators, 185 parameterized modules, 217–220 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 219 N-input AND gate, 220, 220 priority circuit, 204 reduction operators, 180–181	short termination, 607	, ,,	
Traps, 343  Tristate buffer, 74–75, 187  HDL for, 186–187  multiplexer built using, 84–85,  91–93  Truth tables, 20  ALU decoder, 383, 384  multiplexer, 83  seven-segment display decoder, 79 SR latch, 111, 112  with don't cares, 69, 81–83, 205  with undefined and floating inputs, 187–188  TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Truth tables, 20  Valid bit (V), 484  Internal signals, 182–184  inverters, 178, 199  latches, 198  valuthes, 198  valuthe	when to use, 610		208
Tristate buffer, 74–75, 187  HDL for, 186–187  multiplexer built using, 84–85,     91–93  Truth tables, 20  ALU decoder, 383, 384  multiplexer, 83  seven-segment display decoder, 79 SR latch, 111, 112  with don't cares, 69, 81–83, 205  with undefined and floating inputs,     182–184  inverters, 178, 199 latches, 198 logic gates, 177–179  multiplexer, 181–183, 190–193, global and local, 631–632     initializing, 633     primitive data types, 630–631  Variable-shift instruction, 313  with don't cares, 69, 81–83, 205 with undefined and floating inputs,     187–188  TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Typic internal signals, 182–184 inverters, 178, 199 latches, 198 logic gates, 177–179 multiplexer, 181–183, 190–193, 218–219 multiplexer, 181–183, 190–193, 218–219 multiplexer, 185–186 operators, 185 parameterized modules, 217–220 N-20 N-2N decoder, 219 N-bit multiplexers, 218, 219 N-bit multiplexers, 218, 219 N-input AND gate, 220, 220 priority circuit, 204 reduction operators, 180–181	Transparent latch. See D latch	**	history of, 175
HDL for, $186-187$ inverters, $178$ , $199$ multiplexer built using, $84-85$ ,Valid bit (V), $484$ latches, $198$ $91-93$ Vanity Fair (Carroll), $76$ logic gates, $177-179$ Truth tables, $20$ Variables in C, $629-633$ multiplexer, $181-183$ , $190-193$ ,ALU decoder, $383$ , $384$ global and local, $631-632$ $218-219$ multiplexer, $83$ initializing, $633$ multiplier, $217$ seven-segment display decoder, $79$ primitive data types, $630-631$ numbers, $185-186$ SR latch, $111$ , $112$ Variable-shift instruction, $313$ operators, $185$ with don't cares, $69$ , $81-83$ , $205$ $V_{CC}$ , $23$ . See also Supply voltage, $V_{DD}$ parameterized modules, $217-220$ with undefined and floating inputs, $187-188$ Vector processor, $447$ N-bit multiplexers, $218$ , $219$ TSOP. See Thin small outline packageVerilog. See SystemVerilogN-input AND gate, $220$ , $220$ TTL. See Transistor-Transistor LogicVery High Speed Integrated Circuitspriority circuit, $204$ Two-bit dynamic branch predictor, $447$ (VHSIC), $175$ . See also VHDLreduction operators, $180-181$	Traps, 343	V	if statements, 202
multiplexer built using, 84–85, 91–93 Valid bit $(V)$ , 484 latches, 198 logic gates, 177–179 Truth tables, 20 Variables in C, 629–633 multiplexer, 181–183, 190–193, ALU decoder, 383, 384 global and local, 631–632 218–219 multiplexer, 83 initializing, 633 multiplexer, 217 seven-segment display decoder, 79 SR latch, 111, 112 Variable-shift instruction, 313 operators, 185 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 Vector processor, 447 Vector processor, 447 N-bit multiplexers, 218, 219 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447 (VHSIC), 175. See also VHDL reduction operators, 180–181	Tristate buffer, 74–75, 187		internal signals, 182-184
Vanity Fair (Carroll), 76  Truth tables, 20  ALU decoder, 383, 384  multiplexer, 83  seven-segment display decoder, 79 SR latch, 111, 112  with don't cares, 69, 81–83, 205  with undefined and floating inputs, 187–188  TSOP. See Thin small outline package  TTL. See Transistor-Transistor Logic  Two-bit dynamic branch predictor, 447  Variables in C, 629–633  multiplexer, 181–183, 190–193, 218–219  multiplexer, 83  multiplier, 217  numbers, 185–186  operators, 185  parameterized modules, 217–220  N-bit multiplexers, 218, 219  N-bit multiplexers, 218, 219  N-input AND gate, 220, 220  priority circuit, 204  reduction operators, 180–181	HDL for, 186–187		inverters, 178, 199
Truth tables, 20 Variables in C, $629-633$ multiplexer, $181-183$ , $190-193$ , ALU decoder, $383$ , $384$ global and local, $631-632$ $218-219$ multiplexer, $83$ initializing, $633$ multiplier, $217$ seven-segment display decoder, $79$ primitive data types, $630-631$ numbers, $185-186$ operators, $185$ with don't cares, $69$ , $81-83$ , $205$ variable-shift instruction, $313$ operators, $185$ with undefined and floating inputs, $V_{DD}$ with undefined and floating inputs, $V_{DD}$ , $22$ , $23$ . See also Supply voltage $V_{DD}$ vector processor, $447$ $V_{DD}$ in multiplexers, $218$ , $219$ $V_{DD}$ $V_{DD}$ , $22$ , $23$ . See SystemVerilog $V_{DD}$	multiplexer built using, 84-85,	Valid bit (V), 484	latches, 198
ALU decoder, 383, 384 global and local, 631–632 218–219 multiplexer, 83 initializing, 633 multiplier, 217 seven-segment display decoder, 79 primitive data types, 630–631 numbers, 185–186 operators, 185 with don't cares, 69, 81–83, 205 with undefined and floating inputs, 187–188 Vector processor, 447 Vector processor, 447 Vector processor, 447 N-bit multiplexers, 218, 219 Vector processor, 447 Verilog. See SystemVerilog N-input AND gate, 220, 220 Very High Speed Integrated Circuits Two-bit dynamic branch predictor, 447 (VHSIC), 175. See also VHDL reduction operators, 180–181	91–93	Vanity Fair (Carroll), 76	logic gates, 177-179
multiplexer, 83 initializing, 633 multiplier, 217 numbers, 185–186 operators, 185 primitive data types, 630–631 numbers, 185–186 operators, 185 with don't cares, 69, 81–83, 205 with undefined and floating inputs, $V_{\rm DD}$ with undefined and floating inputs, $V_{\rm DD}$ vector processor, 447 $V_{\rm CC}$ 23. See also Supply voltage $V_{\rm DD}$ parameterized modules, 217–220 $V_{\rm DD}$ vector processor, 447 $V_{\rm DD}$ N-bit multiplexers, 218, 219 $V_{\rm CD}$ See Thin small outline package $V_{\rm DD}$ very High Speed Integrated Circuits $V_{\rm DD}$ reduction operators, 180–181	Truth tables, 20	Variables in C, 629-633	multiplexer, 181-183, 190-193,
seven-segment display decoder, 79 primitive data types, $630-631$ numbers, $185-186$ operators, $185$ with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $V_{DD}$ , $22$ , $23$ . See also Supply voltage, $V_{DD}$ parameterized modules, $217-220$ with undefined and floating inputs, $V_{DD}$ , $22$ , $23$ . See also Supply voltage $V_{DD}$ $V_{CC}$ , $V_{CD}$	ALU decoder, 383, 384	global and local, 631-632	218–219
SR latch, 111, 112 Variable-shift instruction, 313 operators, 185 with don't cares, 69, 81–83, 205 with undefined and floating inputs, $V_{\rm DD}$ , 22, 23. See also Supply voltage, $V_{\rm DD}$ parameterized modules, 217–220 $V_{\rm DD}$ , 22, 23. See also Supply voltage $V_{\rm DD}$ , 22, 23. See also Supply voltage $V_{\rm DD}$ , 22, 23. See also Supply voltage $V_{\rm DD}$ , 22, 23. See also Supply voltage $V_{\rm DD}$ , 22, 23. See also Supply voltage $V_{\rm DD}$ , 32. See $V_{\rm DD}$ , 32. See $V_{\rm DD}$ , 33. See $V_{\rm DD}$ , 34. See $V_{\rm DD}$ , 35. See $V_{\rm DD}$ , 36. See $V_{\rm DD}$ , 37. See $V_{\rm DD}$ , 38. See $V_{\rm DD}$ , 39. See $V_$	multiplexer, 83	initializing, 633	multiplier, 217
with don't cares, $69$ , $81-83$ , $205$ with undefined and floating inputs, $V_{DD}$ , $V_{CC}$ , $23$ . See also Supply voltage, $V_{DD}$ parameterized modules, $217-220$ $V_{DD}$ , $22$ , $23$ . See also Supply voltage $N:2^N$ decoder, $219$ $N$ -bit multiplexers, $218$ , $219$ $N$ -bit multiplexers, $218$ , $219$ $N$ -bit multiplexers, $218$ , $219$ $N$ -input AND gate, $220$ , $220$ $N$ -input AND gate, $220$ , $220$ $N$ -input AND gate, $220$ , $220$ $N$ -bit dynamic branch predictor, $219$ $N$ -input AND gate, $220$ , $220$ $N$ -input AND gate, $219$ $N$ -input AND gate, $220$ , $220$ $N$ -input AND gate, $219$ $N$ -input AND gate,	seven-segment display decoder, 79	primitive data types, 630-631	numbers, 185–186
with undefined and floating inputs, 187–188 VDD, 22, 23. See also Supply voltage Vector processor, 447 N-bit multiplexers, 218, 219 TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447 (VHSIC), 175. See also VHDL R.2 <sup>N</sup> decoder, 219 N-bit multiplexers, 218, 219 N-input AND gate, 220, 220 priority circuit, 204 reduction operators, 180–181		Variable-shift instruction, 313	operators, 185
187–188Vector processor, 447N-bit multiplexers, 218, 219TSOP. See Thin small outline packageVerilog. See SystemVerilogN-input AND gate, 220, 220TTL. See Transistor-Transistor LogicVery High Speed Integrated Circuitspriority circuit, 204Two-bit dynamic branch predictor, 447(VHSIC), 175. See also VHDLreduction operators, 180–181	with don't cares, 69, 81-83, 205	$V_{CC}$ , 23. See also Supply voltage, $V_{DD}$	
TSOP. See Thin small outline package TTL. See Transistor-Transistor Logic Two-bit dynamic branch predictor, 447  Verilog. See SystemVerilog Very High Speed Integrated Circuits (VHSIC), 175. See also VHDL  N-input AND gate, 220, 220 priority circuit, 204 reduction operators, 180–181	with undefined and floating inputs,	V <sub>DD</sub> , 22, 23. See also Supply voltage	N:2 <sup>N</sup> decoder, 219
TTL. See Transistor-Transistor Logic Very High Speed Integrated Circuits priority circuit, 204 Two-bit dynamic branch predictor, 447 (VHSIC), 175. See also VHDL reduction operators, 180–181			
Two-bit dynamic branch predictor, 447 (VHSIC), 175. See also VHDL reduction operators, 180–181			
		, , ,	* ·
Two-cycle latency of Tw, 418 VGA. See VGA monitor using don't cares, 205			
	Two-cycle latency of 1w, 418	VGA. See VGA monitor	using don't cares, 205

VHSIC Hardware Description Language (VHDL) (Continued) reduction operators, 180–181 registers, 193–197 enabled, 196 resettable, 194–196 sequential logic using, 193–198, 209–213 seven-segment display decoder,	translation lookaside buffer (TLB), $502-503$ write policy, $494-495$ x86, 567. See also x86 Virtual page number (VPN), 499 Virtual pages, 497 V <sub>SS</sub> , 23	X. See Contention, Don't care x86 architecture, 347–355 branch conditions, 352 instruction encoding, 352–354, 353
201 simulation and synthesis, 175–177 structural models, 190–193 synchronizer, 197	w	instructions, 350–352, 351 memory addressing modes, 349 operands, 348–350 registers, 348 status flags, 350
testbench, 220–224, 437–438 self-checking, 222 simple, 221 with test vector file, 223–224 tristate buffer, 187 truth tables with undefined and floating inputs, 187, 188 z's and x's, 186–188, 205 Video Graphics Array (VGA). See VGA monitor Virtual address, 497 space, 503 Virtual memory, 478, 496–506 address translation, 497–500 cache terms comparison, 497 memory protection, 503	Wafers, 28 Wait states, 564 Wall, Larry, 20 WAR. See Write after read WAW. See Write after write Weak pull-up, 33 Weird number, 18 While loops, 318–319, 641 White space, 180 Whitmore, Georgiana, 7 Wi-Fi, 561 Wire, 67 Wireless communication, Bluetooth, 547–548 Word-addressable memory, 301, 302	vs. MIPS, 348 cache systems, 564–567 memory system, evolution of, 565 microarchitecture, 458–465 evolution of, 458–459 programmed I/O, 567–568 registers, 348 virtual memory, 567 protected mode, 567 real mode, 567 Xilinx FPGA, 274–276 XNOR gate, 21–22 XOR gate, 21 xor, 311 xori, 311–312
multilevel page tables, 504–506 page fault, 497 page number, 498 page offset, 498 page table, 500–501	Wordline, 264 Write after read (WAR) hazard, 451–453. See also Hazards Write after write (WAW) hazard, 451 Write policy, 494–495	Z
pages, 497 replacement policies, 504	write-back, 494–495 write-through, 494–495	Z. See Floating Zero extension, 250, 308, 311–312, 345