#### Introducción al Diseño Lógico (E0301)

Ingeniería en Computación


Gerardo E. Sager

Clase 9 curso 2025


#### Interconexión de Dispositivos.

#### Temas a tratar


- Interconexión de salidas en CMOS y TTL
  - Totem Pole
  - Open collector
  - Open Drain
  - Three State (TRISTATE®)
- -Buses
  - 12C
  - Con Multiplexores
  - Three State
- -Celda de Memoria




**CMOS** 





**BIPOLAR** 






**BIPOLAR** 







## Etapa de Salida "Open Drain"




## Etapa de Salida "Open Drain"




## Etapa de Salida "Open Collector"



## Etapa de Salida "Open Collector"




#### Aplicación: Bus I2C




El BUS I2C es Open Collector/ Open Drain

- R<sub>PU</sub> mantiene la tensión en Vcc. (ALTO)
- Cuando se activa TX en cualquier dispositivo, llevan la tensión a BAJO.
- Los cambios en SDA, se intepretan como datos si SCL esta en bajo o como inicio o fin de transmisión si SCL está en ALTO


#### Bus basado en MUX/DEMUX




### Etapa de Salida "Three -State"




#### Bus bidireccional usando 3-STATE



# Aplicación: Bus Tristate



## Aplicación: Bus Tristate



#### Celda Básica de Memoria

