Digital Design of a Digital Combination Lock


Arnab Pramanik

Department of Electronics and Communication Engineering, Camellia School Of Engineering and Technology Kolkata, West Bengal, India.

ABSTRACT: This paper investigates a finite state machine based combination (Digital) lock using several modules, both combinational and sequential circuitry, using Verilog coding and simulated in Xilinx ISE 14.2.

1. INTRODUCTION

In this design, the main part is the FSM based controller. The function of that controller is to detect when a user has entered the 4 digit secret code. Now a Finite State Machine is basically a sequential circuit which follow pre-user-defined number states to control a number of inputs where each and every state is a stable entity that the FSM can occupy. It consists of a next state decoder, memory flip-flops and output decoder. Two kinds of finite state machine occur, viz. Moore machine and Melay machine. Now the Moore machine differs from the Melay one in the sense that it does not have any feed-forward paths. The following figure shows the block diagram of a Melay based FSM.



Now I'll define all the input and output ports and interconnect them such a way in Verilog coding so that one can utilise the combination lock.

2. DESIGNED CIRCUITRY AND ITS FUNCTION

In the very beginning of this project ,I developed a the following circuit diagram which consists of the key-pad-through which the user can press the secret code word to open the lock, decimal to BCD encoder, two-bit counter, mux and an 8 input nand gate. But in this design some kinds of synchronisation problems occur among the mux output and encoder output.

For this reason I changed the design methodology.




Fig. 1 Basic combinational lock system

Now to modify the above problem and to introduce better and secured functioning I introduced two edge-detector circuits, a timer circuit and a seven-segment display. The following diagram shows the new proposed digital combination lock system.




Fig. 2 Proposed digital combination lock system

It has eight active-low push button switches where switches 0,3,2 and 6 are hardwired through a 4:1 multiplexer. It is the secret code word. The 8 input AND gate provides Allsw that goes to 0 if any switch is pressed. The mux output goes 0 logic if the switch being pressed corresponds to mux select address input as mux is able to select each switch in the code in a correct sequence. Mux output will go low only when the correct switch has been pressed.

Up to this point, the circuit operates asynchronously. But the controller is a fully synchronous environment. So the mux output and Allsw output is totally unpredictable and creates erroneous output. This problem is overcome by using edge detector circuit labelled edg1 and edg2. The edge detector produces a single clock cycle length logic 1 pulses at the output. The codesw and anysw are feed directly into the controller. The edge detectors and FSM are clocked by the same signal to ensure proper synchronisation.

International Journal of Engineering Research and Applied Science (IJERAS)

ISSN: 2349-4522 Vol. 1, Issue 1, 2014

The block diagram indicates a Timer circuit which interfaces with the FSM via entimer(enable timer) and timeout(timer timed out)clocked by the same clock which provides an automatic locking mechanism returning the system to the locked state after a delay of 30 s subsequent to the system entering the unlocked state. The master clock signal is intended to have a frequency of 10 Hz, so the timer implements the required delay by counting to 300.

The controller works based on the following state diagram.




Fig. 3 Diagram of controller works

3. EXPERIMENTAL RESULTS

In the Verilog coding, the test module generates a 10 Hz clock using an initial sequential block-coding.

International Journal of Engineering Research and Applied Science (IJERAS) ISSN: 2349-4522

Vol. 1, Issue 1, 2014 0ms 3.5s 2.5s test comblock.clear test_comblock.clock test_comblock.alarm test comblock.locked test_comblock.switches[0] test_comblock.switches[1] test_comblock.switches[2] test_comblock.switches[3] test_comblock.switches[4] test_comblock.switches[5] test_comblock.switches[6] test_comblock.switches[7] test_comblock.switches[7:0] FE FF FD FF FB FF F7 test_comblock.UUT.allsw test_comblock.UUT.anysw test_comblock.UUT.codesw test_comblock.UUT.mux_out 0 3 test_comblock.UUT.selsw[1:0] test_comblock.UUT.entimer test_comblock.UUT.timeout lockstate[2:0] s0 s1 s3 unlock test_comblock.UUT.t1.q[8:0] 1 2 3 4 5 6 7 8 9 10 11 12 0

Fig. 4 Combination lock simulation using Xilinx ISE for the application of the correct switching sequence.

International Journal of Engineering Research and Applied Science (IJERAS)

ISSN: 2349-4522 Vol. 1, Issue 1, 2014




Fig. 5 Automatic locking feature.




Fig. 6 incorrect key input sequence.

4. CONCLUSION

International Journal of Engineering Research and Applied Science (IJERAS)

ISSN: 2349-4522 Vol. 1, Issue 1, 2014

The whole digital lock system provides a secured architecture and without knowing the correct password sequence, it is impossible to open it. In every wrong entry, the system goes in a locked state and an alarm occurs. However, if the total power loss of the system occurs, then it will go in the locked state and in that time nobody can open it. To solve this problem, an internal battery connection is required to activate the system during power failure.

REFERENCES

- 1. AN ELECTRONIC DIGITAL COMBINATION LOCK: A PRECISE AND RELIABLE SECURITY SYSTEM- Adamu Murtala Zungeru--School of Electrical and Electronic Engineering, University of Nottingham, Jalan Broga, 43500 Semenyih, Selangor Darul Ehsan, Malaysia
- 2. Voice recognition digital cipher lock for smart vehicles Hassan, M.H.; Beardslee, W.S.; Arnold, T.K. Circuits and Systems, 1993., Proceedings of the 36th Midwest Symposium on Digital Object Identifier: 10.1109/MWSCAS.1993.343037 IEEE Publication.
- 3. A novel flash fast-locking digital phase-locked loop: design and simulations Wagdy, M.F.; Cabrales, B.C. Circuits, Devices & Systems, IET Volume: 3, Issue: 5 Digital Object Identifier: 10.1049/iet-cds.2008.0342 IEEE Publication.

