浙江大学 20_16_ - 20_17_学年_秋冬_学期 《 计算机组成与设计 》课程期末考试试卷

课程号: 67190020 _,开课学院: 信息与电子工程学院

考试试卷: √A卷、B卷(请在选定项上打√)

考试形式: √闭卷、开卷(请在选定项上打√),

允许带_1张 A4 大小的手写资料和计算器_入场

考试日	期: <u>201</u>	<u>/</u> _牛 <u>_</u> 1_月	_ <u>18_</u> 日, 考	试 的问:_	120_分钟	
		诚信考试	、沉着应为	考,杜绝进	纪。	
考生姓名:		学号:_		所属	院系(专业):
题序	_		三	四	五.	总 分
得分						
评卷人						
1. Which o	of the followi	s) (note: only ng I/O mecha B. D.		res the least h	nardware sup	port? ()
A. LargB. SmaC. Varia	the primary of e number of ll number of able length in d length instr	registers astructions	of a CISC and	rchitecture? (Circle the bes	st answer. ()
has a Cinstructi to have	PI of 2.5 and ons when co when compi ecution time	d can be run	at a clock romputer A. Houter B, in or ram? (rate of 1GHz low many in	z. A program structions wo	750MHz. Computer B in has exactly 100,000 ould the program need irs to have exactly the D. 120000
-		ermining the		_		olume. Which of the s? ()

increasing the yield.

A. With high volumes, the manufacturing process can be tuned to a particular design,

B. C.	The r		ed to	make t	he chip	are	expensi	ve, so tl	ne co	st per	chip is			
D.	_	neering dopment o		-			•			pende	nt of v	olum	ies, th	ius, the
poi	nted ou ore the	f student at that no effect of	t all haz	instructi ards, the	ons are	e active the	ve in ev followi	ery stag ng four	ge of t	the pip	peline Whic	Afte:	r deci e is c o	ding to
	A.	Allowir five required circums	uire	d by the									_	
	В.	Trying through instruct	put	is deter	mined	by t	the cloc	k cycle	-				-	
	C.	You can the resu opportu	ult,	but brai	nches a	and j			•					
	D.	Instead making are shor	of the	trying to	o make	e ins r, so	that ins	truction		_				-
		cache cor ache is se				e affe	ected by	the fol	lowin	ig mo	dificat	ions?	Assu	me the
(a).	Double	the asso	ciati	vity whi	ile keep	the	capacity	and lin	e size	e cons	tant			
(b).	Double	e the num	ber	of sets v	vhile ke	eep th	ne capac	ity and	line s	size co	nstant			
A.	Increa	se; Decre	ease			B.	Decrea	ase; Inc	rease					
C.	Increa	se; Incre	ase			D.	Decre	ase; Dec	crease	e				
		series of a			_									48, 19,
(a) A	direc	t-mapped	cacl	ne with	16 one-	-word	l blocks	that is	initial	lly em	pty. ()		
A.	11		B.	12		C.	13		D.	15				
(b) A	A direc	t-mapped	l cac	he with	four-w	ord b	locks ar	nd a tota	l size	of 16	word	s. ()	
A.	11		B.	12		C.	13		D.	15				
(c) A	A two-v	vay set-a	ssoci	ative ca	che wi	th fou	ur-word	blocks	and a	total	size of	f 16 w	vords.	Use
LRU	J repla	cement. ()										
A.	11		B.	12		C.	13		D.	15				
		ache does	s not	contain	_			nust be	using	a]	policy	y. ()
A.	VVIILE	through			В.	4411	ite back							

5.

6.

7.

10.

C. Read back

D. None of the above

11.	Which of the following situation will not happen? ()					
	A. TLB miss, Cache hit, Page hit					
	B. TLB hit, Cache hit, Page miss					
	C. TLB miss, Cache hit, Page hit					
	D. TLB hit, Cache hit, Page hit					
12.	Answer the following questions assuming the following memory/cache organization:					
	• 4 GiB Byte-Addressed Memory					
	• 256 KiB Direct-Mapped Cache					
	• 8 Byte Words					
	• 4 Word Blocks					
	(a) Give the Tag: Index: Offset breakdown for the above cache: (
	A. 14:13:3 B. 16:13:3					
	C. 14:13:5 D. 16:13:5					
	(b) Suppose we switch to a word-addressed memory.					
	Give the Tag: Index: Offset breakdown: ()					
	A. 14:13:3 B. 16:13:3					
	C. 14:13:5 D. 16:13:5					
	(c) Calculate AMAT for a machine with the following specs: L1 hits take 3 cycles, L1 local					
	miss rate is 25%. L2 hits take 10 cycles, L2 local hit rate is 60%. L3 hits take 100 cycles, L3					
	global miss rate is 9%. Main memory accesses take 1000 cycles and all data is available in					
	memory. ()					
	A.105.5 cycles B. 1000 cycles					
	C. 24.5 cycles D, 25.5 cycles					
二.	TRUE (T) OR FALSE (F) (10 points)					
1.	In the MIPS processor we studied, all instructions were 32-bits wide. ()					
2.	MIPS can best be described as a CISC architecture because the instruction set has more than					
	20 opcodes. ()					
2						
3.	Adding a lower level cache reduces miss penalty. ()					
4.	Increasing set associativity increases hit time. ()					
5.	An instruction takes less time to execute on a pipelined processor than on a nonpipelined					
	processor (all other aspects of the processors being the same). ()					
6.	A denormalized binary floating point number is any non-zero floating point number that is					
	not in the form $1.a \times 2b$, where a and b are integers represented in binary. (
7	The MIDC alt instruction only works compathy if both around assistant containing and instructions.					
7.	The MIPS slt instruction only works correctly if both operand registers contain non-negative values. ()					
	raides. (/					

- 8. The CPI of superscalar processors can be less than one.
- 9. With a 4-entry TLB, 2 physical pages, and 4 virtual pages, the TLB will never be full.
- 10. In a function that makes lots of function calls, it is more efficient to save local variables in temporary registers than in saved registers. ()

三. **PIPELINE** (10 points)

In this exercise, we examine how data dependences affect execution in the basic 5-stage pipeline. Problems in this exercise refer to the following sequence of instructions:

```
lw $5, -16($5)
sw $5, -16($5)
add $5, $5, $5
```

The basic pipeline is following the Figure.1.




Figure.1 Basic Pipeline

a) Find all data dependences in this instruction sequence, write like (\$2) I1 to I4.

WAR	RAW	WAW

b) Assume there is no forwarding in this pipelined processor. Add NOP instructions to eliminate them.

c) Assume there is full forwarding. Add NOP instructions to eliminate them.


The remaining problems in this exercise assume the following clock cycle times:

Without forwording	With full forwarding
180ps	240ps

d) What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speedup achieved by adding full forwarding to a pipeline that had no forwarding?

四. CACHE (12 points)

You are given the sketch of a cache design below:



Note: a 4:1 Selector has four control inputs labeled 0, 1, 2, 3 and four data inputs D0, D1, D2, D3. It connects Di to the output when the hit control signal is true. Assume that **at most one** control input is true at any time. The selector function is undefined when none of the control inputs are true.

1.	Answer the following questions about the cache above. What is the block size of the cache in bytes?
2.	What is the number of blocks in this cache?
3.	What is the total data capacity of the cache in bytes?
4.	What is the associativity of the cache?
5.	Is this a write-through or write-back cache?
6.	What is the total number of valid bits in the cache?
7.	What is the total number of tag bits in the cache?
In thas • 1 • 4 • 32	VIRTUAL MEMORY (8 points) his problem, we are running two different processes on our computer. Our system the following properties: MiB of Physical Address Space GiB Virtual Address Space 2 KiB page size entry fully-associative TLB, LRU replacement
	age tables (PTs) use write-back policy with permission bits for read (rd), write (wr), execute (ex).
a) N	Numbers – Fill in the blanks with the appropriate numbers: #tag bits for TLB bit-width of PT address register of valid entries in a PT bit-width of an entry in a PT (there are 5 extra bits)

b) Below is an excerpt from one of the processes (Process 1), which uses a large
square matrix of 32-bit integers. What is the largest gap between successive memory
accesses (in the virtual address space) in bytes taken in the for loop?

```
#define MAT_SIZE = 2048
for(int i=0; i<MAT; i++)
    mat[i*(MAT_SIZE)] = i;</pre>
```

c) Assume that the matrix mat is stored contiguously in memory and that mat[0] is at the beginning of a page. Assuming that Process 1 is the only process running, calculate the following hit rates (HRs) for the first execution of the for loop:

PT Hit Rate
 TLB Hit Rate