1.	W	Which of the following I/O mechanisms requires the least hardware support? () A						
	A.	Polling	B.	Interrupt				
	C.	DMA	D.	None of the	above			
2.	A. B. C.	hat is the primary chara Large number of regis Small number of regis Variable length instruction	sters sters ctions	e of a CISC are	chitectu	are? Circle the	best answ	er. () C
3.	ha ins to san	omputer A has an overa s a CPI of 2.5 and car structions when compil have when compiled f me execution time for t 45000	n be runed for core Comp	at a clock rate omputer A. Hoputer B, in order am? () B	nte of 1 ow man der for	GHz. A prog	ram has ex	xactly 100,000 program need
4.		increasing the yield. It is less work to des The masks used to r volumes.	thy a chi the ma ign a hig nake the	p made in high anufacturing I gh-volume pare chip are expenses	h volur process t than a ensive,	can be tuned a low-volume so the cost pe	less? (d to a par part. r chip is lo) B ticular design, ower for higher
5.	po igi (group of students were sinted out that not all in nore the effect of hazar) D Allowing jumps, bra required by the lo circumstances.	struction ds, they nches, a	ns are active in made the following the made the following the made and ALU instance.	every owing	stage of the p four statement	ipeline. Af	fter deciding to one is correct? than the five
	В.	Trying to allow some is determined by the throughput, not latence	clock		-		-	
	C.	You cannot make AL result, but branches a improvement.	U instri					

D. Instead of trying to make instructions take fewer cycles, we should explore making the pipeline longer, so that instructions take more cycles, but the cycles are shorter. This

could improve performance.

—. **CHOICE**: (60 points) (note: only **one** is correct)

6.		w the cache confiseline cache is set				cted by the	followin	ng modifica	itions? As	ssume the
		(a). Double the associativity while keep the capacity and line size constant								
	` ′	Double the numb	•	•					nt	
		Increase; Decrea			B.					
	C.	Increase; Increas			D.					
	С.	mercuse, mercus			υ.	Decrease,	Decreus	C		
7.	Here is a series of address references given as word addresses: 2, 3, 11, 16, 21, 13, 64, 48, 19 11, 3, 22, 4, 27, 6, 11. Determine how many misses will happen in each condition.						54, 48, 19,			
	(a)	A direct-mapped o	cache with 16	one-	word	l blocks tha	t is initia	lly empty. (() D	
	A.	11 I	B. 12		C.	13	D.	15		
	(b)	A direct-mapped of	eache with fo	our-wo	ord b	locks and a	total size	e of 16 wor	ds. ()	В
	A.	11 I	B. 12		C.	13	D.	15		
	(c)	A two-way set-ass	sociative cacl	he wit	h fou	ır-word blo	cks and a	total size	of 16 wor	ds. Use
		U replacement. (
		•	B. 12		C.	13	D.	15		
10.	If a	a data cache does	not contain a	dirty			be using	a	policy. () A
	A.	Write through		В.		te back				
	C.	Read back		D.	Nor	ne of the ab	ove			
11.	A. B. C.	hich of the following TLB miss, Cache has TLB hit, Cache has TLB miss, Cache has TLB hit, Cache has the following	e hit, Page hi nit, Page miss e hit, Page hi	t s	ot na	ippen:()	Б			
10		.1 6.11	•		٠.,			, 1		
12.		swer the followin			ıng t	he followin	g memor	y/cache org	ganızatıon	1:
		GiB Byte-Addres	-							
		256 KiB Direct-Ma	apped Cache							
		Byte Words								
		Word Blocks								
		Give the Tag: Inc				for the abo	ove cache	: () C		
	A		В.	16:1						
	C.		D.		13:5					
	(b)	Suppose we swite				•				
		Give the Tag: In				n: () D				
	A		В.	16:1						
	C.		D.		13:5					
		(c) Calculate AMAT for a machine with the following specs: L1 hits take 3 cycles, L1 local								
	mi	ss rate is 25%. L2	hits take 10	cycle	es, L2	2 local hit r	ate is 609	%. L3 hits t	ake 100 c	cycles, L3
	glo	obal miss rate is 9	%. Main me	emory	acce	esses take 1	000 cycl	es and all	data is av	ailable in
	me	emory. () C								
	A	.105.5 cycles	B. 1000	cycle	S					

ACBBD BDBCA BCDC

-	TDIE		Ω D	DATCE		(10	nainta)
•	INUL	(1)	UK	FALSE	(\mathbf{r})) (10	pomts)

- 1. In the MIPS processor we studied, all instructions were 32-bits wide. () T
- 2. MIPS can best be described as a CISC architecture because the instruction set has more than 20 opcodes. () F
- 3. Adding a lower level cache reduces miss penalty. () T
- 4. Increasing set associativity increases hit time. () 7
- 5. An instruction takes less time to execute on a pipelined processor than on a nonpipelined processor (all other aspects of the processors being the same). () F
- 6. A denormalized binary floating point number is any non-zero floating point number that is not in the form $1.a \times 2^b$, where a and b are integers represented in binary. () T
- 7. The MIPS **slt** instruction only works correctly if both operand registers contain non-negative values. () **F**
- 8. The CPI of superscalar processors can be less than one. () T
- 9. With a 4-entry TLB, 2 physical pages, and 4 virtual pages, the TLB will never be full.
- 10. in a function that makes lots of function calls, it is more efficient to save local variables in temporary registers than in saved registers.F

三. **PIPELINE** (10 points)

In this exercise, we examine how data dependences affect execution in the basic 5-stage pipeline. Problems in this exercise refer to the following sequence of instructions:

```
lw $5, -16($5)
sw $5, -16($5)
add $5, $5, $5
```

The basic pipeline is following the Figure.1.




Figure.1 Basic Pipeline

a) Find all data dependences in this instruction sequence, write like (\$2) I1 to I4.

WAR	RAW	WAW
(\$5) I1 to I3	(\$5) I1 to I2	(\$5) I1 to I3
(\$5) I2 to I3	(\$5) I1 to I3	

b) Assume there is no forwarding in this pipelined processor. Add NOP instructions to eliminate them.

```
lw $5, -16($5)
nop
nop
sw $5, -16($5)
add $5, $5, $5
```

c) Assume there is full forwarding. Add NOP instructions to eliminate them.

```
lw $5, -16($5)
nop
sw $5, -16($5)
add $5, $5, $5
```

The remaining problems in this exercise assume the following clock cycle times:


Without forwording	With full forwarding
180ps	240ps

d) What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speedup achieved by adding full forwarding to a pipeline that had no forwarding?

```
no forwarding: 180ps * 9 =1620ps
forwarding used: 240 * 8 = 1920ps
speedup = 1620/1920 = 0.84
```

四. CACHE (12 points)

You are given the sketch of a cache design below:



Note: a 4:1 Selector has four control inputs labeled 0, 1, 2, 3 and four data inputs D0, D1, D2, D3. It connects Di to the output when the hit control signal is true. Assume that **at most one** control input is true at any time. The selector function is undefined when none of the control inputs are true.

Answer the following questions about the cache above.

- What is the block size of the cache in bytes?
 32Bytes
- 2. What is the number of blocks in this cache? 256
- 3. What is the total data capacity of the cache in bytes? 8192Bytes
- 4. What is the associativity of the cache? 4-way
- 5. Is this a write-through or write-back cache? Write-through
- 6. What is the total number of valid bits in the cache? 256
- 7. What is the total number of tag bits in the cache? 256*21=5376

Ŧī.	VIRTUAL N	MEMORY	(8	noints)	١
-ш.•	VIIVIUALI		ιO	pomis	,

In this problem, we are running two different processes on our computer. Our system has the following properties:

- 1 MiB of Physical Address Space 20-bit physical addresses (PA)
- 4 GiB Virtual Address Space 32-bit virtual addresses (VA)
- 32 KiB page size 15-bit page offset
- 4-entry fully-associative TLB, LRU replacement
- Page tables (PTs) use write-back policy with permission bits for read (rd), write (wr), and execute (ex).

a) Numbers – Fill in the blanks with the appropriate numbers:	
#tag bits for TLB 32-15=17	
bit-width of PT address register 20	
of valid entries in a PT $2^{20-15}=32$	
bit-width of an entry in a PT (there are 5 extra bits)	5+5=10

fully-associative TLB means no index bits, PT sits in physical mem (PT address is PA), PT valid entries limited by physical mem capacity, PT only holds PPN (5 bits), one PT per process.

b) Below is an excerpt from one of the processes (Process 1), which uses a large square matrix of 32-bit integers. What is the largest gap between successive memory accesses (in the virtual address space) in **bytes** taken in the for loop?

```
#define MAT_SIZE = 2048
for(int i=0; i<MAT_SIZE; i++)
   mat[i*(MAT_SIZE)] = i;</pre>
```

stride length is MAT_SIZE+1 integers, which is 4*(MAT_SIZE+1) bytes (2048+1)*4=8196

c) Assume that the matrix mat is stored contiguously in memory and that mat[0] is at the beginning of a page. Assuming that Process 1 is the only process running, calculate the following hit rates (HRs) for the first execution of the for loop:

```
____ PT Hit Rate 0%
____ TLB Hit Rate 75%
```

We access memory in a strictly increasing manner: $(i+1)*(MAT_SIZE+1) > i*(MAT_SIZE+1)$. Because of this, we never revisit a page once we have left it. TLB hits do NOT count as PT hits, so the PT hit rate is 0%.