

Introduction to Register Transfer Language

The symbolic notation used to describe the micro operation transfers among register is called register transfer language. It is one of the forms of hardware description language (HDL). The term 'register transfer' implies the availability of hardware logic circuits that can perform a stated instruction and transfer the data. It also transfers result of the operation to the same or another register. The term 'language' is borrowed from programmers, who apply this term to programming language.

RTL is the convenient tool for describing the internal organization of digital computers in concise and precise manner. It can also be used to facilitate the design process of digital systems such as microprocessors.

RTL is the systematic notation used to describe the main operation transfer among registers.

RTL for MOV A, B:

Machine cycle= 1 machine cycle = opcode fetch = 4 T states

Opcode Fetch Cycle:

T1: $MAR \leftarrow PC$

T2: $MBR \leftarrow [MAR]$

T3: $IR \leftarrow MBR$

T4: $PC \leftarrow PC + 1$

RTL for LXI H, 3000H

Machine cycle= 3 machine cycle = opcode fetch (4T), memory read (3T), memory read (3T) = 10 T states

Opcode Fetch Cycle:

T1: $MAR \leftarrow PC$

T2: $MBR \leftarrow [MAR]$

T3: $IR \leftarrow MBR$

T4: $PC \leftarrow PC + 1$

Execute Cycle

Memory read cycle

T5: $MAR \leftarrow PC$

T6: $MBR \leftarrow [MAR]$

T7: $IR[Address\ of\ L] \leftarrow MBR$

$PC \leftarrow PC + 1$

Memory read cycle

T8: $MAR \leftarrow PC$

T9: $MBR \leftarrow [MAR]$

T10: IR[Address of H] \leftarrow MBR

PC \leftarrow PC + 1

RTL for LDA 3000H

Machine cycle= 4 machine cycle = opcode fetch (4T), memory read (3T), memory read (3T), memory read (3T) = 13 T states

Opcode Fetch Cycle:

T1: MAR \leftarrow PC

T2: MBR \leftarrow [MAR]

T3: IR \leftarrow MBR

T4: PC \leftarrow PC + 1

Execute Cycle

Memory read cycle

T5: MAR \leftarrow PC

T6: MBR \leftarrow [MAR]

T7: IR[Address of Z] \leftarrow MBR

PC \leftarrow PC + 1

Memory read cycle

T8: MAR \leftarrow PC

T9: MBR \leftarrow [MAR]

T10: IR[Address of W] \leftarrow MBR

PC \leftarrow PC + 1

Memory read cycle

T11: MAR \leftarrow WZ

T12: MBR \leftarrow [MAR]

T13: IR[Address of A] \leftarrow MBR

RTL for STA 3000H

Machine cycle= 4 machine cycle = opcode fetch (4T), memory read (3T), memory read (3T), memory write (3T) = 13 T states

Opcode Fetch Cycle:

T1: MAR \leftarrow PC

T2: MBR \leftarrow [MAR]

T3: $IR \leftarrow MBR$

T4: $PC \leftarrow PC + 1$

Execute Cycle

Memory read cycle

T5: $MAR \leftarrow PC$

T6: $MBR \leftarrow [MAR]$

T7: $IR[Address\ of\ Z] \leftarrow MBR$

$PC \leftarrow PC + 1$

Memory read cycle

T8: $MAR \leftarrow PC$

T9: $MBR \leftarrow [MAR]$

T10: $IR[Address\ of\ W] \leftarrow MBR$

$PC \leftarrow PC + 1$

Memory read cycle

T11: $MAR \leftarrow WZ$

T12: $MBR \leftarrow IR[Address\ of\ A]$

T13: $[MAR] \leftarrow MBR$

HW: MVI, LHLD, SHLD, INR M

For Reference