Lab 9 — CPU Control Unit (Connected with Datapath)

Objectives

For this lab, I am creating a CPU control unit. To test this, I will be connecting it to the datapath I made in Lab 8 to create a full RISC-V ISA processor which is capable of executing R, I, S, and B type instructions.

Introduction

A CPU is made of two main parts: a datapath which executes instructions and a control unit which properly configures the datapath based on the current instruction. The control unit looks at certain bits of the instruction which determine the type of instruction. It then outputs the correct inputs for the datapath to, for example, choose a source for writing back to the register file.

Methodology


The following is a level -0 diagram of my CPU. Its inputs are clock and reset. Its output is the final output from the datapath.

Level -0 —> RS+ CPU OUT 32>

The control unit works by using an if statement in an always block. This top level if statement evaluates the opcode from the decoded instruction and determines which type of instruction format it is (R, I, S, B). Within these if statements, each datapath input is set. For certain datapath inputs, such as ALUop, there is a second nested if statement which looks at func7 and func3 to determine which operation needs to be performed. Additionally, for I type instructions, the WB select input is determined as well.

Result and analysis

When tested in ModelSim, the CPU is found to be fully functional. As seen below, the output of the CPU is equal to the expected instruction output on each program count. Branch instructions are also tested to both properly branch when applicable, and not branch when applicable. Memory is tested for loading and storing.



All code, diagrams, and simulation results can be found as files on GitHub: https://github.com/Eth7an/Lab-9.git

A video explanation of the top level design and ModelSim simulation can be found here: https://youtu.be/-sRj1edUkgU

Discussion and Conclusion

To conclude, I have built a fully working and tested central processing unit. This RISC-V ISA CPU has been tested with each type of instruction format (R, I, S, B), as well as with RAM writing and reading. Both regular and logical R type instructions have also been tested.