SIMD verification: figure layout for review

NO EXPERIMENTAL DATA | Empty slots are not zero values or failures.

F2 Performance



Planned: paired bars + uncertainty; common baseline.

F3a Time cost



Planned: optimization / verification; retries included.

F3b Token cost



Planned: optimization / verification; shared costs separate.

F4 Five AVX operations, two target ports

Operation slots	RVV	Hexagon / HVX
Op1	TBD	TBD
Op2	TBD	TBD
Op3	TBD	TBD
Op4	TBD	TBD
Op5	TBD	TBD

Planned: explicit outcome labels; costs in a companion table.

Internal design preview. Planned counts only; axis ranges are provisional. Final paper figures will be separate.