

STM32U5 FLASH_OPTR Production Value (Bits 31-28)			
1			
0	0	0	1
Bit 31	Bit 30	Bit 29	Bit 28
TZEN: Global TrustZone security enable 0: Global TrustZone security disabled 1: Global TrustZone security enabled	IO_VDDIO2_HSLV: High-speed IO at low VDDIO2 voltage configuration bit This bit can be set only with VDDIO2 below 2.7 V. 0: High-speed IO at low VDDIO2 voltage feature disabled (VDDIO2 can exceed 2.7 V) 1: High-speed IO at low VDDIO2 voltage feature enabled (VDDIO2 remains below 2.7 V)	IO_VDD_HSLV: High-speed IO at low VDD voltage configuration bit This bit can be set only with VDD below 2.7V 0: High-speed IO at low VDD voltage feature disabled (VDD can exceed 2.7 V) 1: High-speed IO at low VDD voltage feature enabled (VDD remains below 2.7 V)	PA15_PUPEN: PA15 pull-up enable 0: USB power delivery dead-battery enabled/TDI pull-up deactivated 1: USB power delivery dead-battery disabled/TDI pull-up activated

STM32U5 FLASH_OPTR Production Value (Bits 27-24)			
F			
1	1	1	1
Bit 27	Bit 26	Bit 25	Bit 24
NBOOT0: NBOOT0 option bit 0: NBOOT0 = 0 1: NBOOT0 = 1	NSWBOOT0: Software BOOT0 0: BOOT0 taken from the option bit NBOOT0 1: BOOT0 taken from PH3/BOOT0 pin	SRAM2_RST: SRAM2 erase when system reset 0: SRAM2 erased when a system reset occurs 1: SRAM2 not erased when a system reset occurs	SRAM2_ECC: SRAM2 ECC detection and correction enable 0: SRAM2 ECC check enabled 1: SRAM2 ECC check disabled

STM32U5 FLASH_OPTR Production Value (Bits 23-20)			
E			
1	1	1	0
Bit 23	Bit 22	Bit 21	Bit 20
SRAM3_ECC: SRAM3 ECC detection and correction enable 0: SRAM3 ECC check enabled 1: SRAM3 ECC check disabled Note: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value	BKPRAM_ECC: Backup RAM ECC detection and correction enable 0: Backup RAM ECC check enabled 1: Backup RAM ECC check disabled	DUALBANK: Dual-bank configuration – 2-Mbyte flash memory devices for STM32U59x/5Ax/5Fx/5Gx – 1-Mbyte flash memory devices for STM32U575/585 – 256-Kbyte and 128-Kbyte flash memory devices for STM32U535/545 0: Single-bank flash memory with contiguous address in bank 1 1: Dual-bank flash memory with contiguous addresses	SWAP_BANK: Swap banks 0: Bank 1 and bank 2 addresses not swapped 1: Bank 1 and bank 2 addresses swapped

STM32U5 FLASH_OPTR Production Value (Bits 19-16)			
F			
1	1	1	1
Bit 19	Bit 18	Bit 17	Bit 16
WWDG_SW: Window watchdog selection 0: Hardware window watchdog selected 1: Software window watchdog selected	IWDG_STDBY: Independent watchdog counter freeze in Standby mode 0: Independent watchdog counter frozen in Standby mode 1: Independent watchdog counter running in Standby mode	IWDG_STOP: Independent watchdog counter freeze in Stop mode 0: Independent watchdog counter frozen in Stop mode 1: Independent watchdog counter running in Stop mode	IWDG_SW: Independent watchdog selection 0: Hardware independent watchdog selected 1: Software independent watchdog selected

STM32U5 FLASH_OPTR Production Value (Bits 15-12)			
F			
1	1	1	1
Bit 15	Bit 14	Bit 13	Bit 12
SRAM_RST: All SRAMs (except SRAM2 and BKPSRAM) erase upon system reset 0: All SRAMs (except SRAM2 and BKPSRAM) erased when a system reset occurs 1: All SRAMs (except SRAM2 and BKPSRAM) not erased when a system reset occurs	NRST_SHDW: Reset generation in Shutdown mode 0: Reset generated when entering the Shutdown mode 1: No reset generated when entering the Shutdown mode	NRST_STDBY: Reset generation in Standby mode 0: Reset generated when entering the Standby mode 1: No reset generate when entering the Standby mode	NRST_STOP: Reset generation in Stop mode 0: Reset generated when entering the Stop mode 1: No reset generated when entering the Stop mode

STM32U5 FLASH_OPTR Production Value (Bits 11-8)			
8			
1	0	0	0
Bit 11	Bit 10:8		
RESERVED	BOR_LEV[2:0]: BOR reset level These bits contain the VDD supply level threshold that activates/releases the reset. 000: BOR level 0 (reset level threshold around 1.7 V) 001: BOR level 1 (reset level threshold around 2.0 V) 010: BOR level 2 (reset level threshold around 2.2 V) 011: BOR level 3 (reset level threshold around 2.5 V) 100: BOR level 4 (reset level threshold around 2.8 V)		

STM32U5 FLASH_OPTR Production Value (Bits 7-4)			
A			
1	0	1	0
Bit 7:4			
RDP[7:0]: Readout protection level 0xAA: Level 0 (readout protection not active) 0x55: Level 0.5 (readout protection not active, only nonsecure debug access is possible). Only available when TrustZone is active (TZEN = 1) 0xCC: Level 2 (chip readout protection active) Others: Level 1 (memories readout protection active) Note: Refer to Section 7.6.2 for more details.			

STM32U5 FLASH_OPTR Production Value (Bits 3-0)			
A			
1	0	1	0
Bit 3:0			
RDP[7:0]: Readout protection level 0xAA: Level 0 (readout protection not active) 0x55: Level 0.5 (readout protection not active, only nonsecure debug access is possible). Only available when TrustZone is active (TZEN = 1) 0xCC: Level 2 (chip readout protection active) Others: Level 1 (memories readout protection active) Note: Refer to Section 7.6.2 for more details.			