

## Category

- Synthesis Options
- HDL Options
- Xilinx Specific Options

Switch Name	Property Name	Value
-opt_mode	Optimization Goal	Speed
-opt_level	Optimization Effort	Normal
-power	Power Reduction	<input type="checkbox"/>
-iuc	Use Synthesis Constraints File	<input checked="" type="checkbox"/>
-uc	Synthesis Constraints File	...
-keep_hierarchy	Keep Hierarchy	No
-netlist_hierarchy	Netlist Hierarchy	As Optimized
-glob_opt	Global Optimization Goal	AllClockNets
-rtlview	Generate RTL Schematic	Yes
-read_cores	Read Cores	<input checked="" type="checkbox"/>
-sd	Cores Search Directories	... + ...
-write_timing_constraints	Write Timing Constraints	<input type="checkbox"/>
-cross_clock_analysis	Cross Clock Analysis	<input type="checkbox"/>
-hierarchy_separator	Hierarchy Separator	/
-bus_delimiter	Bus Delimiter	<>
-slice_utilization_ratio	LUT-FF Pairs Utilization Ratio	100
-bram_utilization_ratio	BRAM Utilization Ratio	100
-dsp_utilization_ratio	DSP Utilization Ratio	100
-case	Case	Maintain
	Work Directory	\\Atlas\IBL_ROD\RodIblProduction\fw_dev\14.4\Firmware\xst ...
set -xsthdpini	HDL INI File	...
	Library for Verilog Sources	
-iso	Library Search Order	...
-vlgincdir	Verilog Include Directories	... + ...
-generics	Generics, Parameters	
-define	Verilog Macros	
	Other XST Command Line Options	

Property display level: Advanced ☒ Display switch names

Default

OK

Cancel

Apply

Help

## Category

Synthesis Options

HDL Options

Xilinx Specific Options

Switch Name	Property Name	Value
-fsm_extract, -fsm_encoding	FSM Encoding Algorithm	Auto
-safe_implementation	Safe Implementation	No
-vldcase	Case Implementation Style	None
-fsm_style	FSM Style	LUT
-ram_extract	RAM Extraction	<input checked="" type="checkbox"/>
-ram_style	RAM Style	Auto
-rom_extract	ROM Extraction	<input checked="" type="checkbox"/>
-rom_style	ROM Style	Auto
-auto_bram_packing	Automatic BRAM Packing	<input type="checkbox"/>
-shreg_extract	Shift Register Extraction	<input checked="" type="checkbox"/>
-shreg_min_size	Shift Register Minimum Size	2
-resource_sharing	Resource Sharing	<input checked="" type="checkbox"/>
-use_dsp48	Use DSP Block	Auto
-async_to_sync	Asynchronous To Synchronous	<input type="checkbox"/>

Property display level: Advanced

☒ Display switch names

Default

OK

Cancel

Apply

Help

## Category

- Synthesis Options
- HDL Options
- Xilinx Specific Options

Switch Name	Property Name	Value
-iobuf	Add I/O Buffers	<input checked="" type="checkbox"/>
-max_fanout	Max Fanout	100000
-bufg	Number of Clock Buffers	16
-register_duplication	Register Duplication	<input checked="" type="checkbox"/>
-equivalent_register_removal	Equivalent Register Removal	<input checked="" type="checkbox"/>
-register_balancing	Register Balancing	No
-move_first_stage	Move First Flip-Flop Stage	<input checked="" type="checkbox"/>
-move_last_stage	Move Last Flip-Flop Stage	<input checked="" type="checkbox"/>
-iob	Pack I/O Registers into IOBs	Auto
-lc	LUT Combining	Auto
-reduce_control_sets	Reduce Control Sets	Auto
-use_clock_enable	Use Clock Enable	Auto
-use_sync_set	Use Synchronous Set	Auto
-use_sync_reset	Use Synchronous Reset	Auto
-optimize_primitives	Optimize Instantiated Primitives	<input type="checkbox"/>

Property display level: Advanced



Display switch names

Default

OK

Cancel

Apply

Help

## Category

- Translate Properties
- Map Properties**
- Place & Route Properties
- Post-Map Static Timing Report Properties
- Post-Place & Route Static Timing
- Simulation Model Properties

Switch Name	Property Name	Value
-ol	Placer Effort Level	High
-xe	Placer Extra Effort	Normal
-t	Starting Placer Cost Table (1-100)	1
-xt	Extra Cost Tables	0
-logic_opt	Combinatorial Logic Optimization	<input type="checkbox"/>
-register_duplication	Register Duplication	Off
-r	Register Ordering	4
-global_opt	Global Optimization	Off
-equivalent_register_removal	Equivalent Register Removal	<input checked="" type="checkbox"/>
-x	Ignore User Timing Constraints	<input type="checkbox"/>
-ntd	Timing Mode	Performance Evaluation
-u	Trim Unconnected Signals	<input checked="" type="checkbox"/>
-ignore_keep_hierarchy	Allow Logic Optimization Across Hierarchy	<input type="checkbox"/>
-detail	Generate Detailed MAP Report	<input type="checkbox"/>
-ir	Use RLOC Constraints	Yes
-pr	Pack I/O Registers/Latches into IOBs	Off
-c	Maximum Compression	<input type="checkbox"/>
-lc	LUT Combining	Off
-bp	Map Slice Logic into Unused Block RAMs	<input type="checkbox"/>
-power	Power Reduction	Off
-activityfile	Power Activity File	...
-mt	Enable Multi-Threading	2
	Other Map Command Line Options	

Depending on the HW of your PC

Property display level: Advanced

☒ Display switch names

Default

OK

Cancel

Apply

Help

## Category

- Translate Properties
- Map Properties
- Place & Route Properties
- Post-Map Static Timing Report Properties
- Post-Place & Route Static Timing
- Simulation Model Properties

Switch Name	Property Name	Value
-r	Place And Route Mode	Route Only
-ol	Place & Route Effort Level (Overall)	High
-xe	Extra Effort (Highest PAR level only)	Normal
-x	Ignore User Timing Constraints	<input type="checkbox"/>
-ntd	Timing Mode	Performance Evaluation
	Generate Asynchronous Delay Report	<input type="checkbox"/>
	Generate Clock Region Report	<input type="checkbox"/>
	Generate Post-Place & Route Simulation Model	<input type="checkbox"/>
	Generate Post-Place & Route Power Report	<input type="checkbox"/>
-power	Power Reduction	<input type="checkbox"/>
-activityfile	Power Activity File	...
-mt	Enable Multi-Threading	4
	Other Place & Route Command Line Options	

Depending on the HW of your PC

Property display level: Advanced ☐ Display switch names

Default

OK

Cancel

Apply

Help