

# L1/L2 ROD Firmware Status

Luca Lama  
&  
Gabriele Balbi,  
INFN Bologna  
02/12/2015



# L1/L2 ROD Firmware Status

## Completed tasks


- Changed the memory controller for DDR2.
- The Histogrammer is working and tested (see next slides).
- Datapath has been tested with FEI3 emulator on BOC with all three modes.
- Merged two S-Link data streams into one per ROD FPGA; we have two S-Links per ROD/BOC pair.

# Changed PPC Memory controller


- The new DDR2 SODIMM banks were not compatible with the old memory controller.
- The address space increased from 256MB to 1GB.
- Other peripherals are still in the same location.
- Software does not notice any difference.



**Kingston SODIMM**  
KVR667D2S5/2G (old)  
KFJFPC218/2G




# Block diagram: ROD Half SLAVE




# Histogrammer

- Histogrammer fully simulated and working.
- Short TOT mode is not supported anymore since it's not necessary.
- Has no more addressing problems.

We use two 36 bits ssram cells for each pixel:



# Histogrammer block diagram




**As a consequence of using two ssram cells it takes four clock cycles to write each Hit inside the ssram.  
2 kHz trigger rate still achievable.**

# Histogrammer

All tests that are implemented in Nick's Software are passed.  
(Data injected directly into histogrammer.)


- It has only one Mask Step
- It needs to transfer 128 chips when reading more than one



```
ktodome@analysis2:~  
Main Options VT Options VT Fonts  
20:02:36.351: PASSED | LONG_TOT | ROWMASK32 | 28 | 1 | Linear | 255 | 7395 | 214455 |  
20:02:36.361: PASSED | LONG_TOT | ROWMASK32 | 28 | 1 | Linear | 255 | 7395 | 214455 |  
20:02:36.423: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Complete | 255 | 7650 | 229500 |  
20:02:36.433: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Complete | 255 | 7650 | 229500 |  
20:02:36.456: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Offset | 255 | 7650 | 229500 |  
20:02:36.466: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Offset | 255 | 7650 | 229500 |  
20:02:36.477: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Linear | 255 | 7650 | 229500 |  
20:02:36.487: PASSED | LONG_TOT | ROWMASK32 | 29 | 1 | Linear | 255 | 7650 | 229500 |  
20:02:36.549: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Complete | 255 | 7905 | 245055 |  
20:02:36.559: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Complete | 255 | 7905 | 245055 |  
20:02:36.583: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Offset | 255 | 7905 | 245055 |  
20:02:36.592: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Offset | 255 | 7905 | 245055 |  
20:02:36.604: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Linear | 255 | 7905 | 245055 |  
20:02:36.614: PASSED | LONG_TOT | ROWMASK32 | 30 | 1 | Linear | 255 | 7905 | 245055 |  
20:02:36.676: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Complete | 255 | 8160 | 261120 |  
20:02:36.686: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Complete | 255 | 8160 | 261120 | Finished 190 tests.  
20:02:36.711: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Offset | 255 | 8160 | 261120 |  
20:02:36.721: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Offset | 255 | 8160 | 261120 |  
20:02:36.732: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Linear | 255 | 8160 | 261120 |  
20:02:36.742: PASSED | LONG_TOT | ROWMASK32 | 31 | 1 | Linear | 255 | 8160 | 261120 |  
20:02:36.751: ===  
20:02:36.752: [-1:] All 192 tests PASSED!  
4611026,1 Bot
```


# Histogrammer

Double  
wr\_pulse to  
SSRAM





# Histogrammer




Histogrammer Ready For Readout

First bin transfer, TOT and TOT²

# Data Path


- Pixel FESim moved into the BOC (Marius).
- Adapted John's link encoders into the Formatters and tuned for the local clock.
- With FESim we tested the entire system from BOC to the S-Link output.
  - **4x40**: Fully working at 50 Hits, 100 kHz.
  - **2x40**: Fully working at 10 Hits, 100 kHz.
  - **1x40**: Some issue found in S-Link merge, under study.

# Data Path



# Data Path

Formatters inputs and decoded outputs with 4x40 Mode



# Data Path

Formatters inputs and decoded outputs with 2x40 Mode




We never go steady busy

XOFF incoming




# Data Path

Formatters inputs and decoded outputs with 1x40 Mode




# Slink Output Merging



## Main Sequence of the FSM:


1. (Z0) EXTRACT HEADERS from S-LINK0 and S-LINK1
2. (S0) COMPARE L1IDs
3. (S1) DROP the HEADER from S-LINK1 and SEND S-LINK0 HEADER
4. (S2) EXTRACT all data from S-LINK0
5. (S3) EXTRACT data from S-LINK1
6. (S4) MERGE Trailer S-LINK0 and S-LINK1 and CLOSE the fragment

# Slink Output Merging





# Slink Output Merging



# TODO

- Check FIFO sizes with real data.
- Check S-Link data quality:
  - Issues within the merging process.
  - Copy the address from hits to Header as per FEI3 format.
- Check the link mapping.

***Thanks to all people who worked  
hard to achieve these results!***

***Gabriele Balbi***


***Davide Falchieri***

***Kazuki Todome***

***Riccardo Travaglini***


# Data Path

## Formatters inputs and decoded outputs with 2x40 Mode



# Data Path

Formatters inputs and decoded outputs with 2x40 Mode



We do not go busy with unequal # of hit in different links.