


Cesario, Ethan

cesario


Lab 2

CSE 12, Fall 2021

Clear Registers





Update Register




Store Select


0 = Keypad input, 1 = ALU result




Register 0 Value




Register 1 Value




Register 2 Value




Register 3 Value




Keypad Output




ALU Input 1




ALU Input 2




ALU Output




Read Register 1 Address



Read Register 2 Address



Write Register Address



Select clear to initialize registers to 0.

Select store select to choose which value to store.

Choose read and write register addresses.


Read addresses = reg sources of ALU inputs, Write address = reg to save to

Press update to save value to register


You are only permitted to modify the header comment on this page.

## Lab 2 Flip/Flops that take the keypad output and selected register if triggered then takes bit to Register Display Page

CSE 12, Fall 2021



Register 0




Register 1

Also include clear functions and default to 0

## Lab 2 Flip/Flops that take the keypad output and selected register if triggered then takes bit to Register Display Page

CSE 12, Fall 2021



Also include clear functions and default to 0

Page for Registers 2 and 3


## Register Selector Logic

Uses AND to gates decide selected register


Depending on selected write address and if update was pressed to decide

Which register was chosen to write on


Register 0 Selector




Register 1 Selector



Register 2 Selector





Register 3 Selector





## Register Display Page Logic

Carries Logic from registers 0-4 and assigns each bit a sender for the respective display bit



Register 0 Display Logic


Register 1 Display Logic



Register 2 Display Logic

Register 3 Display Logic

## Keypad Select Page Logic



Muxes that use saved ALU Output and Keypad output with select latch as trigger  
Bases at output 0 and will use bit output for Register input to display and store


## ALU Selector Page with Read Addresses

ALU 1 Reg 3

ALU 1 Reg 2

ALU 1 Reg 1

ALU 1 Reg 0




ALU Register 1

ALU 2 Reg 3

ALU 2 Reg 2

ALU 2 Reg 1

ALU 2 Reg 0




ALU Register 2

Takes outputs from all registers, then uses MUXs and Read Addresses 1 and 2 to decide which Registers values will

be ALU Input 1 or 2. Output is ALU 1 and 2 bits 0-4

## ALU Circular Left Shift Logic



Each bit has 2 MUX, first will rotate one

Second will rotate two

Sender outputs in second column is used for ALU output Display

Takes Inputs from ALU 1 then uses muxes to shift each bit if ALU 2 bit is 1

Output from first rotation will then be used for possible rotation 2