CSC 327 - Lab 6

Shyang Kao

ID: 5206454

Course Name: CSC 327

Due Date: March 31, 2022

Experiment Description

The goal of this lab project is for each student to learn the fundamentals of hardware description


language (particularly VHDL) and how to utilize it to design and construct simple digital circuits.

Students will learn conventional structural and behavioral hardware description language (VHDL)


design entry methodologies, as well as the advantages of pre- and post-synthesis digital simulation

(using ModelSim simulator and Quartus II).


ANDx3:




ANDx2




Eight Bit Adder Subtracter:




Eight Bit Adder Subtracter M:




Full Adder:




Four Bit Adder Subtracter:




NOTx:




ORx:




XORx



Overflow:




Lab6b




This is the VDHL code representing the 2's compliment and 1'st compliment (currently shown here).

Lab6 Part 1 ModelSim Results



This is the simulation for eightbit Adder Subtracter

Lab6b Part 2 ModelSim Results



This is the simulation for 2's compliment

QUESTIONS

- 1) BUFFER signifies output, with feedback from the output back into the design entity, which is why we use it. If the buffer is set to out, the output will only show output and will not provide feedback to the design entity.
- 2) With the hierarchical schematic capture approach, we may construct our own hierarchical design to keep organized and synchronized and have an easier design navigation.

Meanwhile, the hierarchical structural VHDL design approach allows us to divide the complexity into two or more basic designs. This method allows low-level functionality to be packed into modules, allowing for design reuse without having to reinvent and retest the wheel each time.

- 3) Essentially, schematic capture differs from structural VHDL in that schematic capture includes an overview module of circuits for all gates and ICs. In the meanwhile, structural VHDL specifies code.
- 4) The structural and behavioral VHDL design methodologies vary in some ways. Behavioral techniques focus solely on the code's functionality, whereas structural techniques focus on not only the code's functionality, but also the structure of the circuits for additional improvements.
- 5) The code is created and modeled in a straightforward method in behavioral modeling, which completes the code. It is more so oriented on functionality, in order to achieve the aim as quickly as possible. Structural code is more focused on the end objective and is implemented using primitives. It is not as efficient as behavioral code, but it is easier to understand.