

CSC 327 – Lab 6

Shyang Kao

ID: 5206454


Course Name: CSC 327

Due Date: March 31, 2022

Experiment Description

The goal of this lab project is for each student to learn the fundamentals of hardware description language (particularly VHDL) and how to utilize it to design and construct simple digital circuits. Students will learn conventional structural and behavioral hardware description language (VHDL) design entry methodologies, as well as the advantages of pre- and post-synthesis digital simulation (using ModelSim simulator and Quartus II).

ANDx3:



ANDx2

Quartus Prime Lite Edition

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Compilation Hierarchy

Home AND2x.vhd* AND3x.vhd Eight_BIT_Adder_Subtractor.vhd Eight_BIT_Adder_Subtractor_M.vhd Four_BIT_ADDER_Subtractor.vhd Full_Adder.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all; -- allows STD_LOGIC data types
3 entity AND2x is
4   port (I0, I1 : in STD_LOGIC;
5         O      : out STD_LOGIC);
6 end AND2x;
7
8 architecture DATAFLOW of AND2x is
9 begin
10   O <= I0 and I1;
11 end DATAFLOW;
```

Tasks

Compilation

Task


- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate programming file)
 - Timing Analysis
 - EDA Netlist Writer
 - Edit Settings
 - Program Device (Open Programmer)

Find... Find Next


Messages

System Processing

Eight Bit Adder Subtractor:



Eight Bit Adder Subtractor M:



Full Adder:

Quartus Prime Lite Edition

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

Files

```
1
2
3 --Libraries Full_Adder
4 library IEEE;
5 use IEEE.std_logic_1164.all; -- allows STD_LOGIC data types
6 entity Full_Adder is
7   port (X,Y,Cin : in STD_LOGIC;
8         Sum,Cout : out STD_LOGIC);
9 end Full_Adder;
10
11 architecture STRUCTURAL of Full_Adder is
12   --AND2x
13   component AND2x is
14     port (I0, I1 : in STD_LOGIC;
15           O : out STD_LOGIC);
16   end component;
17   --OR2x
18   component OR2x is
19     port (I0, I1 : in STD_LOGIC;
20           O : out STD_LOGIC);
21   end component;
22   --XOR2x
23   component XOR2x is
24     port (I0, I1 : in STD_LOGIC;
25           O : out STD_LOGIC);
26   end component;
27
28   -- declare internal signals
29   signal N0,N1,N2 : STD_LOGIC;
30   begin
31     C0:XOR2x port map (I0 => X,I1 => Y,O => N0);
32     C1:AND2x port map (I0 => X,I1 => Y,O => N1);
33     C2:XOR2x port map (I0 => N0,I1 => Cin,O => Sum);
34     C3:AND2x port map (I0 => N0,I1 => Cin,O => N2);
35     C4:OR2x port map (I0 => N2,I1 => N1,O => Cout);
36   end STRUCTURAL;
37
38
39
40
41
```

Tasks Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate programming)
 - Timing Analysis
 - EDA Netlist Writer
 - Edit Settings
 - Program Device (Open Programmer)


Find... Find Next

Messages

System Processing

Ln 1 Col 1 VHDL File 0% 00:00:00

Four Bit Adder Subtractor:




NOTx:

The screenshot displays the Quartus Prime Lite Edition software interface. The main window shows a VHDL code editor with the following code:


```
1  --Libraries NOT
2  library IEEE;
3  use IEEE.std_logic_1164.all; -- allows STD_LOGIC data types
4  entity NOTx is
5  | port (I: in STD_LOGIC;
6  |       O: out STD_LOGIC);
7  | end NOTx;
8
9  architecture DATAFLOW of NOTx is
10 | begin
11 |     O <= not I;
12 | end DATAFLOW;
13
```

The left sidebar contains the Project Navigator and Files panels. The bottom status bar indicates the current file is 'VHDL File' at line 1, column 1, with 0% completion and a time of 00:00:00.


ORx:




XORx



Overflow:



Lab6b



This is the VHDL code representing the 2's compliment and 1's compliment (currently shown here).

Lab6 Part 1 ModelSim Results

QUESTIONS

1) BUFFER signifies output, with feedback from the output back into the design entity, which is why we use it. If the buffer is set to out, the output will only show output and will not provide feedback to the design entity.

2) With the hierarchical schematic capture approach, we may construct our own hierarchical design to keep organized and synchronized and have an easier design navigation.

Meanwhile, the hierarchical structural VHDL design approach allows us to divide the complexity into two or more basic designs. This method allows low-level functionality to be packed into modules, allowing for design reuse without having to reinvent and retest the wheel each time.

3) Essentially, schematic capture differs from structural VHDL in that schematic capture includes an overview module of circuits for all gates and ICs. In the meanwhile, structural VHDL specifies code.

4) The structural and behavioral VHDL design methodologies vary in some ways. Behavioral techniques focus solely on the code's functionality, whereas structural techniques focus on not only the code's functionality, but also the structure of the circuits for additional improvements.

5) The code is created and modeled in a straightforward method in behavioral modeling, which completes the code. It is more so oriented on functionality, in order to achieve the aim as quickly as possible. Structural code is more focused on the end objective and is implemented using primitives. It is not as efficient as behavioral code, but it is easier to understand.