

CSC 327 – Lab 4

Shyang Kao

ID: 5206454

Course Name: CSC 327

Due Date: March 15, 2022

Experiment Description

In this Lab you are to design a BCD to Seven-segment display driver circuit that will take BCD number as input and display the corresponding decimal value of BCD input on a Seven-segment display, as shown in Figure 1. For undesired inputs (i.e. inputs from 1010 to 1111) the circuit will display U on the Seven-segment display.

Each of the seven segments is labeled **a** through **g**. The numbers 0 through 9 light up the segments shown in Figure 2. For example, the number 0 lights up all but the middle segment, segment **g**. There are two types of 7-segment display available in the market. One is common anode and the other is common cathode. In DE2-115 board, the manufacturer used the **common anode** type display. To turn on a common anode display segment, you have to provide a low signal (0). For example, to turn on segment **a**, you have to provide a low signal (0) to the corresponding pin of segment **a**.




Figure 1. Seven-segment display




Figure 2. Seven-segment display Function

To design your seven-segment display decoder, you will first write the truth table specifying the output values for each input combination. For example, when the input is ABCD = 0000, the outputs are **abcdefg** = 0000001 and when the input is ABCD=1010 (undesired input), the outputs are **abcdefg** = 1000001 (display U).

Deliverable:

- Write the **truth table** and **derive the expression** for **a,b,c,d,e,f**, and **g** using four variable K-map.
- Design a digital circuit in Quartus II that will satisfy the truth table you derived in (a).
- Simulate your design and justify that your design functions properly.
- Once you are satisfied with your design, download your design in the DE2-115 board and verify that your circuit functions properly according to the design objective.
For inputs use *SW3*, *SW2*, *SW1*, and *SW0* as **A**, **B**, **C**, and **D** respectively. For outputs, use **HEX0** Seven-segment display of your DE2-115 board.
(** use DE2-115 user manual to do the necessary pin assignment for this design)

Figure 3 shows the internal connection between the HEX0 and Cyclone IV E. In your design HEX0[0] is represented as **a**, and HEX0[1] as **b**, and so on.



Figure 3 Connections between the 7-segment display HEX0 and Cyclone IV E FPGA

Experimental Results

Truth table and derive the expression for a,b,c,d,e,f, and g using four variable K-map

| | A | B | C | D | a | b | c | d | e | f | g |
|----|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 5 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 7 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 13 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 14 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 15 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |

a)

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | 1 | 1 | |
| 01 | 1 | | 1 | |
| 11 | | | 1 | 1 |
| 10 | | | 1 | 1 |

$$a = AB + AC + BC'D + A'BC'D$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | | | |
| 01 | | 1 | | |
| 11 | | | | |
| 10 | | 1 | | |

$$b = a'bc'd + a'bcd'$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | | | |
| 01 | | | | |
| 11 | | | | |
| 10 | | | | 1 |

$$c = a'b'cd'$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | | 1 | |
| 01 | 1 | | | |
| 11 | | | 1 | |
| 10 | | | | |

$$d = b'cd + a'bcd' + a'bcd$$

e)

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | 1 | | |
| 01 | 1 | 1 | | 1 |
| 11 | 1 | 1 | | |
| 10 | | | | |

$$e = A'D + A'BC' + B'C'D$$


| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | | | | |
| 01 | | | | |
| 11 | 1 | 1 | | |
| 10 | | | | |

$$f = ABC + A'CD + A'B'D$$


| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 1 | | 1 | |
| 01 | 1 | | 1 | |
| 11 | | 1 | 1 | 1 |
| 10 | | | 1 | 1 |

$$g = BCD + AC + AB + A'BC'$$

Circuit of Seven-segments



Simulation result



Pin Planner

