

# **CPE 133 Final Lab**

Robotic Arm with IR input and Servo Output

Designed by:

Ethan Vosburg (evosburg@calpoly.edu) Wyatt Tack (wtack@calpoly.edu)

# **Table of Contents**

1	Project Description	3
2	Design	3
	<b>2.1</b> High Level Box Diagram	3
3	Simulation and Debugging	7
	<b>3.1</b> Simulation Code	8
4	Implemented Code	L1
	<b>4.1</b> Slow Clock Module 1	L1
	<b>4.2</b> Slow Clock Module 2	L1
	<b>4.3</b> Modified Accumulator	L1
	<b>4.4</b> Top Module	L2
	<b>4.5</b> FSM Module 1	L5
	<b>4.6</b> FSM Module 2	L7
	<b>4.7</b> Decoder Module	23
	<b>4.8</b> PWM Module	25

## **1 Project Description**

Our design focused on using a Field Programmable Gate Array to construct an Infrared Remote-Controlled Motorized Arm. Our arm would be controlled by 3 servo motors, allowing for 3 degrees of freedom, which we chose to simulate the Open/-Close of the hand, the up and down swivel of the elbow, and the up and down motion of the shoulder/base of the arm. The servo motors would need to be controlled by a module that was capable of taking in the total count of an accumulator and using PWM<sup>1</sup> to control the angle that the accumulator total corresponded to. The accumulator would be connected to a series of FSMs<sup>2</sup>, that would take the single changing bit from the Infrared sensor and convert it into logic, which would be deciphered by another FSM to determine which button on the remote was pressed and provide either a +1 or a -13 to the accumulator storing the total value, corresponding to the angle the specific joint was at.

## 2 Design

### 2.1 High Level Box Diagram

Our design revolved around one input and three identical outputs. Our main input was the IR Receiver module, which would take data from our remote, running at NEC Protocol. Our three outputs were the PWM lines connected to our 3 servo motors, representing the individual joints on our arm.<sup>4</sup>




Figure 1: High-Level Black Box Diagram

<sup>&</sup>lt;sup>1</sup>Pulse Width Modulation

<sup>&</sup>lt;sup>2</sup>Finite State Machines

<sup>&</sup>lt;sup>3</sup>through an 8-bit sequence of 2's complement

<sup>&</sup>lt;sup>4</sup>1 time-dependent input and 3 time-dependent outputs




Figure 2: Low Level Structural Diagram

Our lower-level design consisted of 13 individual modules. Our design comprised of a linear flow of data, with the IR decoding section being made of 2 FSMs and a slow clock, the angle storage line, being comprised of 3 sets of a modified accumulator and a decoder module, and the PWM line comprised of another slow clock and 3 sets of PWM outputting modules for the servo motors.

#### NEC Protocol 0 VS 1




Figure 3: Low Level Structural Diagram

Along with each bitstream being a long low pulse and a shorter high pulse before 8 bits of 0 then 8 bits of 1 as a header, then the actual stream of bits is received. For instance, below is shown the oscilloscope output of the IR receiver module when the VOL+ button is pressed on the remote, which would output a long header of 8 logical 0s, 8 logical 1s, and then the hexadecimal code of 0x629D would be Displayed.




Figure 4: Oscilloscope Output of VOL+ button on IR Receiver Module

Our first FSM would take in the stream of bits, and output a 0 and a clock pulse when the stream for 0 was detected, or a 1 and a clock pulse when the stream for 1 is detected. The second FSM ran off the clock and output bit from the first FSM, and would take in each bit to determine which 16 bit long code the stream output to with each button press, and if the stream aligned with one of the buttons we chose, the state machine would output either a logical +1 or -1 (in 2's complement for 2 bits) at one of the 3 ports, corresponding to which servo the button pressed was meant to control. Both FSM state diagrams are shown below.




Figure 5: State Diagram of first "waveform decoder" FSM




Figure 6: State Diagram of second "bitstream decoder" FSM

To time the bit processing of the IR decoding portion (The 2 FSMs), a modified version of Dr. Mealy's "Slow Clock" clock\_div2.vhd module was included, changing the clock to output 1,778 Hz frequency.

The next portion was the data storage portion of the module, which would use an accumulator to keep a running total of each value to keep the angle of the servo motor at. A modified 8-bit accumulator was used, that added an upper and lower cap to its maximum and minimum values that could be stored, so that data overflow wouldn't happen (for instance if a -1 was entered but the value stored was 0). A decoder was added in line with the accumulator to clock pulse the second FSM to set it's output back to 0 (since the FSM's clock depends on the first FSM's output, when the receiver isn't getting data the value of the first FSM output stays constant until its clock is pulsed). The FSM after detecting the right code would output its +/- 1 into the decoder, which would be in sync with the timing of the accumulator, and would output it only once on one clock pulse to not add additional unintended data, and would also pulse the clock of the second FSM, to set it's outputs back to low.

The last portion was the PWM output section, which consisted of a second slow clock (The modified Dr. Mealy's clock\_div2.vhd) running at a flat 1000 Hz frequency, along with a new PWM module, which would take in the stored total (representing the angle) from the accumulator, and output a PWM signal to the servo motor, corresponding to the angle the servo should be

set to. The data storage and PWM sections were duplicated to a total of 3 of each line, each connecting to an output from the second FSM.

## 3 Simulation and Debugging

Our main simulation source was of the top module, which in the Vivado simulation we displayed the inner connections, showing. The 5 main linear modules worked, being the first "waveform decoder" FSM, the second "IR bitstream" FSM, and one line of the decoder, the modified accumulator, and the PWM output.




Figure 7: Simulation of Robotic Arm Top Module

Our code for simulation was made by re-creating the oscilloscope output of the "VOL+" Button, making it determine the timing diagram for our only input, the IR input. We then simulated the output of the corresponding PWM\_1 line, showing that its Pulse Width duty cycle changed with each button press, and therefore each correct bitstream of data. Our simulation output is shown above, as well as our simulation code is shown below.

#### 3.1 Simulation Code

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Wyatt Tack
  //
  // Create Date: 11/29/2023 01:59:28 PM
  // Design Name: Robot Arm Test Bench
  // Module Name: FSM_TB
  // Project Name: Robotic Arm
  // Target Devices: Basys 3 Development Board
11 // Tool Versions:
12 // Description:
  //
13
  // Dependencies:
14
  //
// Revision:
15
16
  // Revision 0.01 - File Created
  // Additional Comments:
18
  //
19
  20
21
22
  module FSM_TB();
23
  logic clk;
24
25
  logic IR;
  logic PWM_0, PWM_1, PWM_2;
26
27
  Robot_Arm UUT (.clk(clk), .IR(IR), .PWM_0(PWM_0), .PWM_1(PWM_1), .
28
      PWM_2(PWM_2));
29
  always begin//100 MHz, 10ns Period
30
  clk = 1;
31
32
  #5;
  clk = 0;
33
  #5;
34
35
  end
36
  always begin
37
  IR = 1;
38
  #6287500;
39
40
  IR = 0;
41
  #6187500;
42
43
  IR = 1;
44
  #3937500;
45
46
  IR = 0:
47
  #600000;
48
49
50
  IR = 1; //0
  #536000;
51
  IR = 0;
52
  #600000;
53
54
  IR = 1; //0
55
  #536000;
56
57
  IR = 0;
  #600000;
58
59
  IR = 1; //0
60
  #536000;
61
  IR = 0;
62
  #600000;
63
  IR = 1; //0
65
```

```
66 | #536000;
67
   IR = 0;
   #600000;
 68
 69
   IR = 1; //0
 70
   #536000;
 71
 72
   IR = 0;
   #600000;
 73
 74
 75
   IR = 1; //0
   #536000;
 76
 77
   IR = 0;
 78
   #600000;
 79
 80 IR = 1; //0
81
   #536000;
   IR = 0;
82
   #600000;
83
84
   IR = 1; //0
 85
   #536000;
86
   IR = 0;
87
   #600000;
 88
89
   IR = 1; //1
 90
 91
   #1644000;
   IR = 0;
 92
   #600000;
 93
 94
   IR = 1; //1
 95
   #1644000;
 97
   IR = 0;
   #600000;
 98
100
   IR = 1; //1
   #1644000;
101
   IR = 0;
102
   #600000;
103
104
   IR = 1; //1
105
   #1644000;
106
107
   IR = 0;
   #600000;
108
109
110
   IR = 1; //1
   #1644000;
111
   IR = 0;
113
   #600000;
114
115
   IR = 1; //1
   #1644000;
116
   IR = 0;
117
   #600000;
118
119
120
   IR = 1; //1
   #1644000;
121
   IR = 0;
122
   #600000;
123
124
125 IR = 1; //1
126
   #1644000;
   IR = 0;
127
   #600000;
128
129
    //initializer ^^^
130
131 | IR = 1; //0 |
   #536000;
132
133 | IR = 0;
   #600000;
134
135
```

```
136 | IR = 1; //1
137 #1644000;
138
   IR = 0;
139
   #600000;
140
   IR = 1; //1
141
142
   #1644000;
143 IR = 0:
   #600000;
144
145
   IR = 1; //0
146
147
   #536000;
   IR = 0;
148
   #600000;
149
   IR = 1; //0
151
   #536000;
152
153
   IR = 0;
   #600000;
154
155
   IR = 1; //0
156
   #536000;
157
158
   IR = 0;
   #600000;
159
160
161
   IR = 1; //1
   #1644000;
162
163 \mid IR = 0;
164
   #600000;
165
   IR = 1; //0
   #536000;
167
   IR = 0;
168
   #600000;
169
170
   IR = 1; //1
171
   #1644000;
172
   IR = 0;
173
   #600000;
174
175
   IR = 1; //0
176
177
    #536000;
   IR = 0;
178
   #600000;
179
180
   IR = 1; //0
181
   #536000;
182
183
   IR = 0;
   #600000;
184
185
   IR = 1; //1
186
   #1644000;
187
   IR = 0;
188
   #600000;
189
190
   IR = 1; //1
191
   #1644000;
192
193
   IR = 0;
   #600000;
194
195
196
   IR = 1; //1
   #1644000;
197
198 IR = 0;
   #600000;
199
200
201 IR = 1; //0
   #536000;
202
203 | IR = 0;
204
   #600000;
205
```

## **4 Implemented Code**

Our final code consisted of one top module, 2 FSMs, 2 Modified Dr. Mealy modules, A Modified Accumulator, a new Decoder, and a new PWM Module, resulting in 3 modified Modules and 5 brand new Low Level Modules. The code is shown below, modified modules first, then everything else in order of hierarchy and flow of data. All code can be additionally found at the following Github link:

https://github.com/EthanV1920/CPE-133-Final-Lab

#### 4.1 Slow Clock Module 1

Only changed line 38 to change the frequency of the clock.

```
-- Only line(38) changed is the MAX_COUNT constant constant max_count : integer := (28124);
```

#### 4.2 Slow Clock Module 2

Only changed line 38 to change the frequency of the clock.

```
-- Only line(38) changed is the MAX_COUNT constant constant max_count : integer := (500);
```

#### 4.3 Modified Accumulator

Ethan Vosburg modified the accumulator to add an upper and lower cap to its maximum and minimum values that could be stored, so that data overflow wouldn't happen (for instance if a -1 was entered but the value stored was 0). The code is shown below.

```
module POS_ACC(
2
        // Inputs
        input [1:0] fsm_in, // Signed 2bit input
input clk, ld, clear, // Clock, load, and clear inputs
4
5
6
7
8
        output logic [7:0] q = 8'd55 // Accumulator output
10
11
        // Accumulator Logic
        always_ff @ (posedge clk)
12
        begin
13
14
             if (clear)
                 begin
15
                       // Reset the accumulator
16
17
                      q <= 8'd55;
                 end
18
19
             else if (ld)
                 // Increment the accumulator when load is +1
20
                  // $display("q = %d", q); // Debug code
21
                 if ((q >= 8'd55) && (q <= 8'd245))
22
                      begin
23
                           if (fsm_in == 2'b01)
24
                                begin
25
                                     q \ll q + 8'd10;
26
27
                                end
28
                  // Decerement the accumulator when load is -1
29
                 if ((q >= 8'd65) && (q <= 8'd255))
   if (fsm_in == 2'b11)</pre>
30
31
                           q <= q - 8'd10;
32
33
        end
34
   endmodule
```

## 4.4 Top Module

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg and Wyatt Tack
  //
5
  // Create Date: 11/29/2023 02:09:10 PM
  // Design Name: Robot Arm Top Module
  // Module Name: Robot_Arm
  // Project Name: Robotic Arm
  // Target Devices: Baysys 3 Development Board
10
  // Tool Versions:
11
  // Description: Top module for the robotic arm linking all modules
     together
13
  // Dependencies:
14
  //
15
  // Revision: 1.0
  // Revision 0.01 - File Created
17
  // Additional Comments:
18
  20
21
22
  module Robot_Arm(
23
     // Input Ports
24
     input clk,
25
     input IR,
26
```

```
27
        // Output Ports
28
        output PWM_0, PWM_1, PWM_2,
29
30
        output PWR, GND,
31
        // Debug Ports
32
33
        output debug_0, debug_1, debug_2, debug_3, debug_4, debug_5
34
   logic SCLK_0, IR_BIT, FSM_CLK_IN, FSM_CLK_OUT;
logic DEC_CLR_0, DEC_CLR_1, DEC_CLR_2;
35
36
   logic [1:0] FSM_DEC_0, FSM_DEC_1, FSM_DEC_2;
37
   logic [1:0] ACC_0, ACC_1, ACC_2;
logic [7:0] ACC_0_PWM_0, ACC_1_PWM_1, ACC_2_PWM_2;
39
   logic debug_led_0, debug_led_1, debug_led_2;
40
42
   assign PWR = 1;
43
44
   assign GND = 0;
45
   assign FSM_CLK_IN = FSM_CLK_OUT | DEC_CLR_0 | DEC_CLR_1 | DEC_CLR_2;
47
   clk_div2_0 SCLK_D_0 (
48
49
        .clk(clk),
        .sclk(SCLK_0)
50
51
52
   clk_div2_1 SCLK_D_1 (
53
54
        .clk(clk),
55
        .sclk(SCLK 1)
56
57
   FSM_Decoder FSM1 (
58
59
        .clk(SCLK_0),
        .IR(IR),
60
        .IR_Bit(IR_BIT),
61
        .clk_out(FSM_CLK_OUT)
62
63
64
65
   FSM_IR FSM2 (
66
        .clk(FSM_CLK_IN),
67
68
        .IR(IR_BIT),
        .PWM_0(FSM_DEC_0),
69
        .PWM_1(FSM_DEC_1),
70
        .PWM 2(FSM DEC 2)
71
        );
72
73
   assign debug_0 = FSM_CLK_OUT;
74
   assign debug_1 = FSM_CLK_IN;
75
   assign debug_2 = DEC_CLR_2;
   assign debug_3 = FSM_DEC_2[0];
assign debug_4 = DEC_CLR_2;
77
78
   assign debug 5 = FSM DEC 2[0];
80
81
82
   DEC DEC_0 (
83
        .fsm_in(FSM_DEC_0),
84
        .clk(SCLK_0),
85
        .q(ACC_0),
86
        .clear(DEC_CLR_0)
87
88
89
   // assign debug_0 = ACC_0[0];
90
   // assign debug_1 = ACC_0[1];
91
93
   DEC DEC_1 (
        .fsm_in(FSM_DEC_1),
94
95
        .clk(SCLK_0),
        .q(ACC_1),
96
```

```
97
         .clear(DEC_CLR_1)
 98
        );
99
100
    // assign debug_2 = ACC_1[0];
    // assign debug_3 = ACC_1[1];
101
102
103
   DEC DEC_2 (
        .fsm_in(FSM_DEC_2),
104
        .clk(SCLK_0),
105
106
        .q(ACC_2),
        .clear(DEC_CLR_2)
107
108
109
    // assign debug_4 = ACC_2[0];
110
    // assign debug_5 = ACC_2[1];
112
    POS_ACC POS_ACC_0 (
113
114
        .fsm_in(ACC_0),
        .clk(SCLK_0),
115
116
        .clear(1'b0),
        .ld(1'b1),
117
        .q(ACC\_0\_PWM\_0)
118
119
120
121
    POS_ACC POS_ACC_1 (
122
        .fsm_in(ACC_1),
        .clk(SCLK_0),
123
124
        .clear(1'b0),
125
        .ld(1'b1),
        .q(ACC_1_PWM_1)
126
127
128
    POS_ACC POS_ACC_2 (
129
        .fsm_in(ACC_2),
130
        .clk(SCLK_0),
131
132
        .clear(1'b0),
        .ld(1'b1),
133
        .q(ACC_2_PWM_2)
134
135
136
    PWM PWM_D_0 (
137
138
        .clk(SCLK_1),
        .pos_in(ACC_0_PWM_0),
139
         .pwm_out(PWM_0)
140
141
        );
142
    PWM PWM_D_1 (
143
        .clk(SCLK_1),
144
        .pos_in(ACC_1_PWM_1),
145
146
         .pwm_out(PWM_1)
147
148
    PWM PWM D 2 (
149
        .clk(SCLK_1),
.pos_in(ACC_2_PWM_2),
150
151
        .pwm_out(PWM_2)
152
153
154
   endmodule
155
```

#### 4.5 FSM Module 1

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Wyatt Tack
  //
  // Create Date: 12/01/2023 02:14:47 PM
  // Design Name: FSM IR NEC decoder
  // Module Name: FSM_Decoder
  // Project Name: IR controlled robotic arm
  // Target Devices: Elegoo IR Remote and reciever module
  // Tool Versions:
  // Description: Uses an FSM to decode the output of an NEC protocol
      IR module to
                  Determine if the output is a 1 or a 0 bit
13
14
  // Dependencies: Slow Clock 1 (1778 HZ)
15
  //
  // Revision:
17
  // Revision 0.01 - File Created
18
  // Additional Comments:
19
  //
20
  21
22
23
24
      module FSM_Decoder(
          // Inputs
25
          input clk, // Clock input
input IR, // IR input
26
27
28
29
           // Outputs
          output logic IR_Bit, // IR output logic output logic clk_out // Clock output logic
30
31
32
33
          // Defined states for delay
34
35
          typedef enum {Start, a, b, c, d, e} STATES;
36
           // Defines the current and next state
37
          STATES PS, NS;
38
39
40
          // Clock logic
          always_ff@(posedge clk)
41
42
          begin
43
              PS <= NS;
          end
44
45
          // State logic
46
          always\_comb
47
48
          begin
49
              // Set IR_Bit and clk_out to 0
50
              IR_Bit = 0;
              clk_out = 0;
51
          case (PS)
52
              Start:
53
              begin
54
              clk_out = 0;
55
              if (IR)
56
              begin
57
58
              NS = Start;
              IR_Bit = 0;
59
              end
60
              else
61
              begin
62
              NS = a;
63
              IR_Bit = 0;
65
              end
```

```
end
 67
                   begin
 68
 69
                   clk_out = 1;
                   if (IR)
 70
 71
                        begin
 72
                        NS = b;
                        IR_Bit = 0;
 73
 74
                        end
 75
                   else
 76
                        begin
                        NS = Start;
 77
 78
                        IR_Bit = 0;
                        end
 79
                   end
 80
 81
                   b:
                   begin
 82
 83
                   clk_out = 0;
                   \textbf{if} \ (\texttt{IR})
 84
 85
                        begin
                        NS = c;
IR_Bit = 0;
86
 87
 88
                        end
                   else
89
 90
                        begin
 91
                        NS = a;
                        IR_Bit = 0;
 92
                        end
 93
 94
                   end
 95
 96
                   begin
                   clk_out = 0;
if (IR)
 97
 98
 99
                        begin
                        NS = d;
IR_Bit = 0;
100
101
                        end
102
                   else
103
104
                        begin
                        NS = Start;
105
                        IR_Bit = 0;
106
107
                        end
                   end
108
                   d:
109
                   begin
110
                   clk_out = 0;
111
                   if (IR)
112
113
                        begin
                        NS = Start;
114
115
                        IR_Bit = 0;
                        end
116
                   else
117
                        begin
118
                        NS = e;
IR_Bit = 1;
119
120
                        end
121
122
                   end
123
                   begin
124
                   clk_out = 1;
125
                   IR_Bit = 1;
if (IR)
126
127
128
                        begin
                        NS = b;
129
                        //IR_Bit = 0;
130
131
                        end
                   else
132
                        begin
133
134
                        NS = Start;
                        //IR_Bit = 0;
135
```

```
136
                        end
                   end
137
138
139
              default:
140
              NS = Start;
141
142
              endcase
              end
143
         endmodule
144
```

#### 4.6 FSM Module 2

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Wyatt Tack
5
  //
  // Create Date: 11/28/2023 10:26:21 AM
// Design Name: IR FSM Decoder
  // Module Name: FSM_IR
  // Project Name: Remote Control Servo Arm
  // Target Devices: Elegoo IR remote and receiver module
  // Tool Versions:
13 // Description: Uses an FSM to decode a 38kHz IR signal from a remote
  //
                  to add +/- 1 to a variable controlling the position
14
      of a servo motor
15
  // Dependencies: FSM IR Bit Decoder
16
17
  //
  // Revision: 1.0
18
  // Revision 0.01 - File Created
19
  // Additional Comments:
21
  22
23
24
  module FSM_IR(
25
      // Inputs
26
      input clk, // Clock input
27
      input IR, // IR input
28
29
30
      // Outputs
      output logic [1:0] PWM_0, PWM_1, PWM_2 // PWM outputs
31
      );
32
33
      // Define states
34
      typedef enum {Start, a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11
35
            a12, a13, a14, a15, a16,
      b2, b3, b4, b5, b6, b7, b8, b9, b10, b11, b12, b13, b14, b15,
36
      c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16,
37
      d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15,
38
      e5, e6, e7, e8, e9, e10, e11, e12, e13, e14, f7, f8, f9, f10, f11, f12, f13} STATES;
39
40
41
       // Define current and next state
42
43
      STATES PS, NS;
44
45
      // Clock logic
46
      always_ff@(posedge clk)
47
48
      begin
49
      PS <= NS;
      end
50
```

```
// FSM logic
 52
 53
        always_comb
        begin
 54
 55
        PWM_0 = 0;
        PWM\_1 = 0;
 56
        PWM_2 = 0;
 57
        case (PS)
 58
            Start://11111...
 59
 60
            begin
 61
            PWM_0 = 0;
            PWM_1 = 0;
 62
 63
            PWM_2 = 0;
             if (IR) NS = Start;
 64
             else NS = a1;
 65
 66
             end
 67
             a1://0
 68
            begin
 69
             if (IR) NS = a2;
            else NS = b2;
 70
 71
             end
            a2://01
 72
 73
            begin
             if (IR) NS = a3;
 74
             else NS = b3;
 75
 76
             end
 77
             a3://011
            begin
 78
             if (!IR) NS = a4;
 79
 80
             else NS = Start;
             end
 81
 82
             a4://0110
            begin
 83
             if (!IR) NS = a5;
 84
             else NS = Start;
 85
             end
 86
             a5://01100
 87
            begin
 88
89
             if (!IR) NS = a6;
 90
             else NS = Start;
            end
 91
             a6://011000
 92
 93
            begin
            if (IR) NS = a7;
 94
             else NS = Start;
 95
 96
             end
             a7://0110001
 97
 98
            begin
 99
             if (!IR) NS = a8;
             else NS = Start;
100
101
             end
             a8://01100010
102
            begin
103
             if (IR) NS = a9;
104
             else NS = Start;
105
106
             end
             a9://011000101
107
108
            begin
109
             if (!IR) NS = a10;
             else NS = Start;
110
             end
111
             a10://0110001010
112
            begin
113
114
             if (!IR) NS = a11;
             else NS = Start;
115
            end
116
117
             a11://01100010100
            begin
118
            if (IR) NS = a12;
119
120
             else NS = Start;
            end
121
```

```
a12://011000101001
122
             begin
123
             if (IR) NS = a13;
124
125
             else NS = Start;
             end
126
             a13://0110001010011
127
128
             begin
             if (IR) NS = a14;
129
             else NS = Start;
130
131
             end
             a14://01100010100111
132
133
             begin
             if (!IR) NS = a15;
134
             else NS = Start;
135
136
             end
             a15://011000101001110
137
138
             begin
139
             if (IR) NS = a16;
             else NS = Start;
140
141
             a16://0110001010011101
142
             begin
143
             PWM_1 = 2'b01;
144
             NS = Start;
145
146
             end
147
             b2://00
             begin
148
             \mathbf{if}^{-}(IR) NS = c3;
149
150
             else NS = d3;
             end
151
152
             b3://010
             begin
153
             if (IR) NS = b4;
154
             else NS = Start;
155
             end
156
             b4://0101
157
             begin
158
             if (!IR) NS = b5;
159
160
             else NS = Start;
             end
161
             b5://01010
162
163
             begin
             if (!IR) NS = b6;
164
             else NS = Start;
165
166
             end
             b6://010100
167
168
             begin
             if (!IR) NS = b7;
169
             else NS = Start;
170
171
             end
             b7://0101000
172
173
             begin
             if (!IR) NS = b8;
174
             else NS = Start;
175
176
             end
             b8://01010000
177
178
             begin
179
             if (IR) NS = b9;
             else NS = Start;
180
             end
181
182
             b9://010100001
             begin
183
184
             if (!IR) NS = b10;
             else NS = Start;
185
             end
186
187
             b10://0101000010
             begin
188
             if (IR) NS = b11;
189
190
             else NS = Start;
             end
191
```

```
b11://01010000101
192
             begin
193
             if (!IR) NS = b12;
194
195
             else NS = Start;
             end
196
             b12://010100001010
197
198
             begin
             if (IR) NS = b13;
199
             else NS = Start;
200
201
             end
             b13://0101000010101
202
203
             begin
             if (IR) NS = b14;
204
             else NS = Start;
205
206
             end
             b14://01010000101011
207
208
             begin
209
             if (IR) NS = b15;
             else NS = Start;
210
211
             b15://010100001010111
212
             begin
213
             PWM_1 = 2'b11;
214
             NS = Start;
215
216
             end
217
             c3://001
             begin
218
             if (!IR) NS = c4;
219
220
             else NS = Start;
             end
221
222
             c4://0010
             begin
223
224
             if (!IR) NS = c5;
             else NS = Start;
225
             end
226
             c5://00100
227
             begin
228
             if (!IR) NS = c6;
229
230
             else NS = Start;
             end
231
             c6://001000
232
233
             begin
             if (IR) NS = c7;
234
235
             else NS = d7;
236
             end
             c7://0010001
237
238
             begin
             if (!IR) NS = c8;
239
240
             else NS = Start;
241
             end
             c8://00100010
242
243
             begin
             if (IR) NS = c9;
244
             else NS = Start;
245
246
             end
             c9://001000101
247
248
             begin
249
             if (IR) NS = c10;
             else NS = Start;
250
             end
251
             c10://0010001011
252
             begin
253
254
             if (!IR) NS = c11;
             else NS = Start;
255
             end
256
257
             c11://00100010110
             begin
258
             if (IR) NS = c12;
259
260
             else NS = Start;
             end
261
```

```
c12://001000101101
262
            begin
263
            if (IR) NS = c13;
264
265
             else NS = Start;
             end
266
             c13://0010001011011
267
268
            begin
             if (IR) NS = c14;
269
             else NS = Start;
270
271
             end
             c14://00100010110111
272
273
            begin
             if (!IR) NS = c15;
274
             else NS = Start;
275
276
             end
             c15://001000101101110
277
278
            begin
279
             if (IR) NS = c16;
             else NS = Start;
280
281
             end
             c16://0010001011011101
282
             begin
283
            PWM_0 = 2'b11;
284
            NS = Start;
285
286
             end
287
             d3://000
            begin
288
             if (!IR) NS = d4;
289
290
             else NS = Start;
             end
291
             d4://0000
292
            begin
293
             if (IR) NS = d5;
294
295
             else NS = e5;
             end
296
             d5://00001
297
            begin
298
             if (!IR) NS = d6;
299
300
             else NS = Start;
             end
301
             d6://000010
302
303
             begin
             if (!IR) NS = e7;
304
305
             else NS = Start;
             end
306
            d7://0010000
307
308
            begin
             if (!IR) NS = d8;
309
             else NS = Start;
310
311
             end
            d8://00100000
312
313
            begin
             if (IR) NS = d9;
314
             else NS = Start;
315
316
             end
             d9://001000001
317
318
            begin
             if (IR) NS = d10;
319
             else NS = Start;
320
             end
321
322
             d10://0010000011
            begin
323
324
             if (!IR) NS = d11;
             else NS = Start;
325
             end
326
327
             d11://00100000110
            begin
328
            if (IR) NS = d12;
329
330
             else NS = Start;
            end
331
```

```
d12://001000001101
332
            begin
333
            if (IR) NS = d13;
334
335
             else NS = Start;
             end
336
             d13://0010000011011
337
338
            begin
             if (IR) NS = d14;
339
             else NS = Start;
340
341
             end
             d14://00100000110111
342
343
            begin
             if (IR) NS = d15;
344
             else NS = Start;
345
346
             end
             d15://001000001101111
347
348
            begin
349
             PWM_2 = 2'b01;
             NS = Start;
350
351
             end
             e5://00000
352
            begin
353
             if (!IR) NS = e6;
354
             else NS = Start;
355
356
             end
357
             e6://000000
            begin
358
             if (!IR) NS = f7;
359
             else NS = Start;
360
             end
361
             e7://0000100
362
            begin
363
364
             if (!IR) NS = e8;
             else NS = Start;
365
             end
366
             e8://00001000
367
            begin
368
            if(IR) NS = e9;
369
370
             else NS = Start;
            end
371
             e9://000010001
372
373
            begin
            if (IR) NS = e10;
374
375
             else NS = Start;
             end
376
             e10://0000100011
377
378
            begin
             if (IR) NS = e11;
379
             else NS = Start;
380
381
            e11://00001000111
382
383
            begin
             if (IR) NS = e12;
384
             else NS = Start;
385
386
             end
             e12://000010001111
387
388
            begin
389
             if (!IR) NS = e13;
             else NS = Start;
390
             end
391
392
             e13://0000100011110
            begin
393
394
             if (IR) NS = e14;
             else NS = Start;
395
            end
396
397
             e14://00001000111101
398
            begin
            PWM_0 = 2'b01;
399
400
            NS = Start;
            end
401
```

```
f7://0000000
402
403
             begin
             if (!IR) NS = f8;
404
405
             else NS = Start;
             end
406
             f8://00000000
407
408
             begin
             if (IR) NS = f9;
409
410
             else NS = Start;
411
             end
             f9://000000001
412
413
             begin
             if (IR) NS = f10;
414
             else NS = Start;
415
416
             end
             f10://0000000011
417
418
             begin
419
             if (IR) NS = f11;
             else NS = Start;
420
421
             end
             f11://00000000111
422
423
             begin
424
             if (IR) NS = f12;
             else NS = Start;
425
426
             end
             f12://000000001111
427
             begin
428
             if (IR) NS = f13;
429
             else NS = Start;
430
             end
431
             f13://0000000011111
432
             begin
433
             PWM_2 = 2'b11;
434
             NS = Start;
435
             end
436
437
        default:
        NS = Start;
438
439
        endcase
440
        end
   endmodule
441
```

#### 4.7 Decoder Module

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
5
  //
  // Create Date: 12/05/2023 10:14:10 PM
6
  // Design Name: Decoder
  // Module Name: DEC
  // Project Name: Robotic Arm with IR input and Servo Output
  // Target Devices: Basys 3 Development Board
  // Tool Versions:
11
  // Description: Recognizes the input from the IR FSM {\bf and} passes {\bf on}
12
     cycle to accumulator
13
14
  // Dependencies:
  //
15
  // Revision:
16
  // Revision 0.01 - File Created
17
  // Additional Comments:
18
19
  //
  20
21
22
```

```
module DEC(
23
       // Inputs
24
       input [1:0] fsm_in, // 2-bit signed input logic
25
       input clk, // Clock input
26
27
28
       // Outputs
       output logic [1:0] q, // 2-bit signed output logic
29
       output logic clear // Clear output logic
30
31
32
       // Defined states for delay
33
34
       typedef enum {S0, S1, S2, S3} STATES;
35
       // Defines the current and next state
36
37
       STATES state, next_state = S0;
38
       // Clock logic
39
40
       always_ff@(negedge clk) begin
            state <= next_state;
q = 2'b00;
41
42
            clear = 1'b0;
43
44
45
            // State logic
            case (state)
46
47
                S2: begin
48
                     // Set output and clear when in state 2
                     if (fsm_in == 2'b01) begin
49
                         q = 2'b01;
50
51
                         clear = 1'b1;
                     end else if (fsm_in == 2'b11) begin
52
53
                         q = 2'b11;
                         clear = 1'b1;
54
55
                     end
                end
56
                S3: begin
57
                     // Set output and clear when in state 3
58
                     q = 2'b00;
59
                     clear = 1'b0;
60
61
                end
            endcase
62
63
64
65
66
       // Delay using state logic
       always comb begin
67
            next_state = state; // Default to stay in current state
68
69
            case (fsm_in)
70
                2'b01:
71
                     case (state)
72
                         S0: next_state = S1;
                         S1: next_state = S2;
S2: next_state = S3;
73
74
                         S3: next state = S0;
75
                    endcase
76
                2'b11:
77
                     case (state)
78
79
                         S0: next_state = S1;
80
                         S1: next_state = S2;
                         S2: next_state = S3;
81
                         S3: next_state = S0;
82
83
                     endcase
                default: next_state = S0;
84
85
            endcase
       end
86
   endmodule
87
```

#### 4.8 PWM Module

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
  //
  // Create Date: 12/06/2023 11:32:09 PM
  // Design Name: PWM Module
  // Module Name: PWM
  // Project Name: Robotic Arm with IR input and Servo Output
  // Target Devices: Basys 3 Development Board
  // Tool Versions:
  // Description: Recive the position from the accumulator and output a
       PWM signal
13
  // Dependencies:
//
14
15
  // Revision:
16
  // Revision 0.01 - File Created
17
  // Additional Comments:
19
  20
21
22
      module PWM(
23
24
          // Inputs
          input [7:0] pos_in,
25
26
          input clk,
27
          // Outputs
28
          output logic pwm_out
29
          );
30
          // Registers to store the period and duty cycle
31
32
          reg [10:0] period = 0;
          reg [7:0] duty = 0;
33
34
35
          // PWM logic
          always @(posedge clk ) begin
36
              if (period < 11'd2000)</pre>
37
                  begin
38
                      // Set pwm output high for a portion of the
39
                          period
                      if (duty < pos_in)</pre>
40
41
                          begin
42
                              duty <= duty + 1;
                              pwm_out <= 1;</pre>
43
44
                          end
                      else
45
                          begin
46
47
                              // Set pwm output low for the rest of the
                                  period
48
                              pwm_out <= 0;</pre>
49
50
                      period <= period + 1;
51
                  end
52
              else
53
54
                  begin
                      // Reset period and duty cycle
55
56
                      period <= 0;</pre>
57
                      duty <= 0;
                  end
58
59
          end
60
      endmodule
61
```