

# CPE 233 Software Assignment 3

**Decision Trees in Assembly** 

Report by:

Ethan Vosburg (evosburg@calpoly.edu)
Lawrence Nichols (lnicho06@calpoly.edu)

# **Table of Contents**

1 Flow Charts	3
2 Assembly Instructions	5
3 RARS Verification	

### **1 Flow Charts**




Figure 1: Multiplication Flowchart




Figure 2: Instruction Delay Flowchart

## 2 Assembly Instructions

Below is the assembly instructions for each flow chart.

```
# Setup registers
              x5, 0x00000
                                   # Output value from multiplication
      lui
              x11, 0x11000
      lui
                                  # Define Address for switch input
                                  # Current place counter
      lui
              x9, 0x00000
              x10, x0, 0x00000010 # Number of places to multiply
      addi
      # Recive user input and format
              x6, 0(x11) # Load switch values to x6
      add
                                 # Load switch values to x7
              x7, x0, x6
      srli
              x7, x7, 16
                                  # Isolate second number
10
11
  multiplyStep:
      # Begin multiplication
13
                                  \# If x9 >= x10 then end
              x9, x10, end
14
      andi
              x13, x6, 1
                                 # Check is LSB is 1
15
                                 # Branch if LSB is 0
      beqz
              x13, isZero
16
17
      # Add shifted value to running total and then shift
18
      # registers and increment index
19
              x5, x5, x7
      add
20
      srli
              x6, x6, 1
21
      slli
              x7, x7, 1
22
      addi
              x9, x9, 1
              multiplyStep
24
25
  isZero:
26
      # Shift registers and increment index
27
      srli
              x6, x6, 1
28
      slli
              x7, x7, 1
29
      addi
              x9, x9, 1
30
              multiplyStep
32
33
 end:
34
              x5, 0x40(x11)
                                   # Store final value
```

Listing 1: Assembly Code for Multiplication in Figure 1

```
# Setup registers
              x11, 0x11000  # Define Address for switch input
      lui
              x5, 0x00000 # Output value from multiplication
      lui
4
      li
              x6, 5000
                              # Define delay time by cycle count
      # Calculation of the cycle count:
      # Each instruction takes 40ns noting that there are 4
      # instructions in the count loop this means that one loop
      # takes 160ns. Divideing 0.5 seconds by the 160ns results
      # in 3,125,000 cycles.
11
      # Recive user input and format
12
             x9, 0(x11)
                          # Load switch values to x9
13
14
  countLoop:
15
      # Count up untill the desired time is met and the move
16
      # forward in the program
             x5, x6, end
18
      addi
              x5, x5, 1 # Increment loop counter
19
      nop
20
              countLoop
21
22
 end:
23
              x9, 0x40(x11) # Store final value
```

Listing 2: Assembly Code for Delay in Figure 2

### **3 RARS Verification**

**Table 1: Flow Chart 1 Test Cases** 

Test Case	Input (0x5)	Expected Output	Actual Output
Zero Check	0x0000_0000	0x0000_0000	0x0000_0000
Alternating Check	0xaaaa_aaaa	0x71c6_38e4	0x71c6_38e4
Other Alternating Check	0x5555_5555	0x1c71_8e39	0x1c71_8e39
Max Check	0xffff_ffff	0xfffe0001	0xfffe0001

The test cases above demonstrate the code performs the desired outputs.

Test case 1 shows the zero case.

Test case 2 shows a value with alternating 1 and 0.

Test case 3 shows a value with alternating 1 and 0 opposite of case 3.

Test case 5 shows an input at the maximum of the register.

**Table 2: Flow Chart 2 Test Cases** 

Test Case	Input	Expected Output	Actual Output
Zero Check	0x0000_0000	0x0000_0000	0x0000_0000
Alternating Check	0xaaaa_aaaa	0xaaaa_aaaa	0xaaaa_aaaa
Other Alternating Check	0x5555_5555	0x5555_5555	0x5555_5555
Overflow Check	0xffff_ffff	0xffff_ffff	0xffff_ffff

The test cases above demonstrate the code performs the desired outputs.

Test case 1 shows the zero case.

Test case 2 shows a value with alternating 1 and 0.

Test case 3 shows a value with alternating 1 and 0 opposite of case 3.

Test case 5 shows an input at the maximum of the register.