



**CAL POLY**

# **CPE 233**

# **Hardware**

# **Assignment 2**

***Program Counter and Verification***

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

January 19, 2024

# Table of Contents

<b>1 Project Description .....</b>	<b>3</b>
<b>2 Structural Design.....</b>	<b>3</b>
2.1 Overall Elaborated Design .....	3
2.2 Program Counter Multiplexer Elaborated Design .....	3
2.3 Program Counter Main Hardware Elaborated Design .....	4
<b>3 Synthesis Warnings Listing.....</b>	<b>4</b>
<b>4 Verification .....</b>	<b>4</b>
4.1 Testbench Coverage.....	4
4.2 Testbench Code .....	5
<b>5 Source Code .....</b>	<b>6</b>
5.1 Program Counter .....	6
5.2 Program Counter Multiplexer.....	7
5.3 Program Counter Environment .....	7
<b>6 Conclusion.....</b>	<b>8</b>

# 1 Project Description

In this project, a program counter for the Otter processor was created. The program counter is a register that holds the address of the next instruction to be executed. The program counter is incremented by 4 every clock cycle. The program counter is also able to be reset to 0. The program counter was then tested using a testbench. The testbench went through several test cases to verify that the program counter and the mux associated with it work properly. The testbench was able to be run and passed all of the test cases.

## 2 Structural Design

### 2.1 Overall Elaborated Design




Figure 1: Program Counter Elaborated Design

### 2.2 Program Counter Multiplexer Elaborated Design




Figure 2: Program Counter Multiplexer Elaborated Design

## 2.3 Program Counter Main Hardware Elaborated Design




Figure 3: Program Counter Main Hardware Elaborated Design

## 3 Synthesis Warnings Listing




Figure 4: Synthesis Warnings

## 4 Verification

### 4.1 Testbench Coverage

When testing this design, there were several test cases that were used to verify that the design was working properly. The test cases are listed below.

1. **ReadMux Test:** This test checks that the mux can read all Inputs properly. The testbench sets the different inputs of the mux to 10 times the select value and then checks that the output is equal to the select value.
2. **MaxMux Test:** This test checks that when the maximum 32-bit value of the program counter is reached, the failure is predictable and expected.
3. **MinMux Test:** This test checks that when the minimum 32-bit value is loaded into all of the inputs, only valid next addresses are outputted.

4. **Reset Test:** This test checks that the reset is working properly. The testbench sets the reset to 1 and then checks that the output of the program counter is 0.
5. **RandNum Test:** This test checks that when random numbers are inputted into the program counter, the output is predictable and expected.
6. **WriteEnable Test:** This test checks that the write enable is working properly. When the write enable is set to 0, the program counter should not change. When the write enable is set to 1, the program counter should increment by 4.

## 4.2 Testbench Code


**Listing 1: Verilog Testbench for Program Counter**

```


1
2 \subsection{Testbench Output} % Third level section
3 Here is the output from the console after running this testbench.
4
5 \begin{lstlisting}[language=Verilog, caption=TCL Output from ProgramCounterEnv\_TB]
6   Setup Complete
7   ReadMux Test Passed
8   MaxMux Test Passed
9   MinMux Test Passed
10  Reset Test Passed
11  RandNum Test Passed
12  WriteEnable Test Passed
13  All Tests Passed
14  $finish called at time : 300 ns

```


Running this testbench results in this simulation waveform.



**Figure 5: Program Counter Simulation 0ns - 130ns**



**Figure 6: Program Counter Simulation 130ns - 250ns**



### Figure 7: Program Counter Simulation 180ns - 300ns

## 5 Source Code

## 5.1 Program Counter

### Listing 2: Verilog Code for Program Counter

```

1 `timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company: Cal Poly SLO
4 // Engineer: Ethan Vosburg
5 //
6 // Create Date: 01/19/2024 03:52:57 PM
7 // Module Name: ProgramCounter
8 // Project Name: Program Counter
9 // Target Devices: Basys3
10 // Description: Take in a 32 bit value and store it in a register while
11 //               incrementing it by 4.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 //////////////////////////////////////
17
18
19 module ProgramCounter(
20     // Inputs
21     input PC_RST,           // Reset
22     input PC_WE,            // Write Enable
23     input [31:0] PC_DIN,    // Data In
24     input CLK,              // Clock
25
26     // Outputs
27     output logic [31:0] PC_COUNT, // Data Out
28     output logic [31:0] PC_COUNT_INC // Data Out Incremented by 4
29 );
30
31 always_ff @( posedge CLK ) begin
32     if (PC_RST) begin
33         PC_COUNT <= 32'h0000_0000; // Reset the Program Counter to 0
34         PC_COUNT_INC <= 32'h0000_0004; // Reset the Program Counter to 4
35     end else if (PC_WE) begin
36         PC_COUNT <= PC_DIN; // Write the Data In to the Program Counter
37         PC_COUNT_INC <= PC_DIN + 4; // Write the Data In to the Program Counter and increment by
38                                     4
39     end
40     else
41         PC_COUNT <= PC_COUNT; // Do nothing and keep the Program Counter the same
42     end
43 endmodule

```

## 5.2 Program Counter Multiplexer

**Listing 3: Verilog Code for Program Counter**

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 03:52:57 PM
7  // Module Name: ProgramCounterMux
8  // Project Name: Program Counter
9  // Target Devices: Basys3
10 // Description: Determine which signal to use to drive the program counter taking
11 //               in multiple signals and outputting one.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 //////////////////////////////////////////////////
17
18 module ProgramCounterMux(
19     // Inputs
20     input [31:0] PC_COUNT_INCD,    // Program Counter Incremented by 4
21     input [31:0] JALR,             // Jump and Link Register
22     input [31:0] BRANCH,          // Branch jump
23     input [31:0] JAL,             // Jump and Link
24     input [31:0] MTVEC,           // Machine Trap Vector
25     input [31:0] MEPC,            // Machine Exception Program Counter
26     input [2:0] MUX_SELECT,       // Select which signal to output
27
28     // Outputs
29     output logic [31:0] PC_MUX_OUT
30 );
31
32 // Begin Multiplexer Code Block
33 always_comb begin
34     case (MUX_SELECT)
35         0: PC_MUX_OUT = PC_COUNT_INCD;
36         1: PC_MUX_OUT = JALR;
37         2: PC_MUX_OUT = BRANCH;
38         3: PC_MUX_OUT = JAL;
39         4: PC_MUX_OUT = MTVEC;
40         5: PC_MUX_OUT = MEPC;
41         6: PC_MUX_OUT = PC_COUNT_INCD;    // Default to PC_COUNT_INCD
42         7: PC_MUX_OUT = PC_COUNT_INCD;    // Default to PC_COUNT_INCD
43         default: PC_MUX_OUT = PC_COUNT_INCD; // Default to PC_COUNT_INCD
44     endcase
45 end
46
47 endmodule

```

## 5.3 Program Counter Environment

**Listing 4: Verilog Code for Program Counter**

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 03:52:57 PM
7  // Module Name: ProgramCounterEnv

```

```
8 // Project Name: Program Counter
9 // Target Devices: Basys3
10 // Description: Testing environment for the program counter allowing for the
11 //               multiplexer and program counter to be tested together.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 ///////////////////////////////////////////////////////////////////
17
18 module ProgramCounterEnv(
19     // Inputs
20     input ENV_RST,                // Reset
21     input ENV_WE,                // Write Enable
22     input [31:0] ENV_JALR,       // Jump and Link Register
23     input [31:0] ENV_BRANCH,    // Branch jump
24     input [31:0] ENV_JAL,       // Jump and Link
25     input [31:0] ENV_MTVEC,     // Machine Trap Vector
26     input [31:0] ENV_MEPC,      // Machine Exception Program Counter
27     input [2:0] ENV_MUX_SELECT, // Select which signal to output
28     input ENV_CLK,              // Clock
29
30     // Outputs
31     output logic [31:0] ENV_PC_COUNT, // Data Out
32     output logic [31:0] ENV_PC_COUNT_INC // Data Out Incremented by 4
33 );
34 // Logic
35 logic [31:0] mux_pc; // Multiplexer connection to PC
36
37 // Instantiate the Program Counter
38 ProgramCounter PC(
39     .PC_RST(ENV_RST),
40     .PC_WE(ENV_WE),
41     .PC_DIN(mux_pc),
42     .CLK(ENV_CLK),
43     .PC_COUNT(ENV_PC_COUNT),
44     .PC_COUNT_INC(ENV_PC_COUNT_INC)
45 );
46
47 // Instantiate the Program Counter Multiplexer
48 ProgramCounterMux PC_MUX(
49     .PC_COUNT_INCD(ENV_PC_COUNT_INC),
50     .JALR(ENV_JALR),
51     .BRANCH(ENV_BRANCH),
52     .JAL(ENV_JAL),
53     .MTVEC(ENV_MTVEC),
54     .MEPC(ENV_MEPC),
55     .MUX_SELECT(ENV_MUX_SELECT),
56     .PC_MUX_OUT(mux_pc)
57 );
58
59 endmodule
```

## 6 Conclusion

The program counter is a very important module and will be used heavily in the Otter processor. This counter keeps track of which line of machine code to feed the rest of the processor and it makes allows branching and many other capabilities. In this project, a program counter was created and tested using a testbench. The testbench was able to verify that the program counter and the mux associated with it worked properly and passed all of the test cases. All code for this assignment can be found [here](#).