

# CPE 233 Hardware Assignment 6

Assembling the MCU

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

# **Table of Contents**

1	Project Description	3
	<b>1.1</b> Control Unit Decoder	3
	<b>1.2</b> Control Unit FSM	3
	<b>1.3</b> OTTER MCU	3
2	Structural Design	4
	<b>2.1</b> OTTER MCU	4
3	Synthesis Warnings	4
	<b>3.1</b> MCU Synthesis Warnings	4
4	Verification	5
5	Source Code	6
	<b>5.1</b> Branch Address Generator Source Code	6
6	Conclusion	15

# **1 Project Description**

In this project the central component of a functional microcontroller (MCU) is constructed by integrating various OTTER modules developed in previous assignments. While the resulting MCU will not represent the complete OTTER system, it will serve as a foundational unit for future expansions. This assignment will build the foundation for the rest of the hardware assignments as the OTTER starts to take shape and we can begin to implement it on the Basys3 board.

## 1.1 Control Unit Decoder

The Control Unit Decoder is a combinational logic component responsible for generating control signals based on the current instruction. Unlike the Control Unit FSM, the signals generated by the decoder are less time-sensitive, allowing for a simpler, combinational design. The decoder takes the instruction opcode as input and outputs control signals to various components of the MCU, such as the ALU, registers, and memory units. The primary function of the decoder is to interpret the instruction and set the appropriate control signals to execute the operation specified by the instruction.

## 1.2 Control Unit FSM

The Control Unit FSM is responsible for controlling the timing-critical aspects of the MCU's operation. It operates in three main states: FETCH, EXEC, and WRITEBACK. The FSM ensures that instructions are fetched, executed, and the results are written back in a controlled manner, particularly for operations involving memory access.

#### 1.3 OTTER MCU

The OTTER MCU is a microcontroller unit composed of various modules, including the Control Unit (with its FSM and Decoder), ALU, registers, and memory units. It is designed to execute a set of instructions, manipulating data and performing operations as specified by the program.

# 2 Structural Design

## 2.1 OTTER MCU




Figure 1: OTTER MCU Eleborated Design

# 3 Synthesis Warnings

## 3.1 MCU Synthesis Warnings

- - > (9) [Synth 8-3848] Net csr\_rd in module/entity MCU does not have driver. [MCU.sv:33] (2 more like this)
  - > (i) [Synth 8-7129] Port INTR in module ControlUnitFSM is either unconnected or has no load (20 more like this)
    - (I) [Synth 8-7080] Parallel synthesis criteria is not met
  - > (i) [Synth 8-3332] Sequential element (i\_0) is unused and will be removed from module MCU. (36 more like this)

Figure 2: Synthesis Warnings for MCU

The warnings referenced in Figure 2 are not important as there is hardware that will still need to be implemented in future assignments. This means there are various wires that do not have a driver or that do not lead to a defined location. This is fine and in this case does not prevent the design from working. Vivado is simply letting you know that these lines will not be implemented in to the design at this point.

# 4 Verification




Figure 3: OTTER MCU Verification




Figure 4: OTTER MCU RARS Simulation

Looking at the simulation we have the outputs that we would expect referencing figure 4 you can compare the hex values for the registers and see that they all match up. They registers have an undefined value before they are written to which is expected. Also There is a longer INIT state because of the reset command in the beginning of the file.

# **5 Source Code**

## **5.1 Branch Address Generator Source Code**

#### **Listing 1: Control Unit FSM**

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
  // Create Date: 02/21/2024 03:42:56 PM
  // Module Name: ControlUnitFSM
  // Project Name: Risc-V MCU
  // Target Devices: Basys3
  // Description: Control Unit FSM for the Risc-V MCU
  //
11
  // Revision:
12
  // Revision 0.01 - File Created
  //
14
  15
16
17
  module ControlUnitFSM(
18
      // Inputs
19
                                              // Clock
// Reset
      input CLK,
20
21
      input RST,
                                              // Interrupt
      input INTR,
22
                                              // Opcode
23
      input [6:0] opcode,
      input [2:0] funct3,
                                              // Function 3
24
25
26
      // Outputs
27
      output logic PC_WE,
                                             // Program Counter Write Enable
      output logic RF_WE,
                                              // Register File Write Enable
28
                                             // Memory Write Enable 2
29
      output logic memWE2,
      output logic memRDEN1,
output logic memRDEN2,
                                             // Memory Read Enable 1
// Memory Read Enable 2
30
31
      output logic reset,
32
                                             // Control and Status Register Write Enable
// Interrupt
      output logic csr_WE,
33
      output logic int_taken,
34
      output logic mret_exec
                                              // MRET Execution
35
36
  );
37
      // Define the state type
      typedef enum { ST_INIT, ST_FETCH, ST_EXEC, ST_WB, ST_INTR} state_type;
38
39
40
      // Define state and next state
      state_type state, next_state;
41
42
43
      // Transition State
      always_ff @(posedge CLK) begin
44
45
          if (RST) begin
              state <= ST_INIT;</pre>
46
          end else begin
47
48
              state <= next_state;</pre>
          end
49
50
      end
51
52
53
      // Define the state logic
      always_comb begin
54
          // Initialize all the outputs to zeros
55
          PC_WE = 1'b0;
56
          RF WE = 1'b0;
57
          memWE2 = 1'b0;
58
          memRDEN1 = 1'b0;
59
          memRDEN2 = 1'b0;
60
```

```
61
             reset = 1'b0;
             csr_WE = 1'b0;
62
             int_taken = 1'b0;
63
            mret_exec = 1'b0;
64
65
            case (state)
66
67
                 ST_INIT: begin
                     reset = 1'b1;
68
                      next_state = ST_FETCH;
69
70
                 ST_FETCH: begin
71
72
                      memRDEN1 = 1'b1;
                      next_state = ST_EXEC;
73
                 end
74
75
                 ST_EXEC: begin
                      if(INTR && opcode != 7'b11)begin
76
                          next_state <= ST_INTR;</pre>
77
78
                      else if (opcode == 7'b11) begin
79
80
                          next_state <= ST_WB;</pre>
                      end
81
                      else begin
82
83
                          next_state <= ST_FETCH;</pre>
                      end
84
85
                      case (opcode)
                      // J-Type Instruction
86
                      7'b1101111: begin
87
88
                          PC_WE = 1'b1;
89
                          RF WE = 1'b1;
                          next_state = ST_FETCH;
90
91
                      end
92
                      // R-Type Instruction
93
                      7'b0110011: begin
                          PC_WE = 1'b1;
94
                          RF_WE = 1'b1;
95
                          next_state = ST_FETCH;
96
97
                      // I-Type Instruction 7'b0010011: begin
98
99
                          PC_WE = 1'b1;
100
                          memRDEN1 = 1'b1;
101
102
                          RF_WE = 1'b1;
                          next_state = ST_FETCH;
103
104
                      end
                      // JALR Instruction
105
                      7'b1100111: begin
106
107
                          PC_WE = 1'b1;
108
                          memRDEN1 = 1'b1;
                          RF_WE = 1'b1;
109
                          next_state = ST_FETCH;
110
                      end
111
                      // Loading Instructions
112
                      7'b0000011: begin
113
                          PC_WE = 1;
114
115
                          memRDEN1 = 1'b1;
                          memRDEN2 = 1;
116
                          RF_WE = 1'b1;
117
118
                          next_state = ST_WB;
119
                      // B-Type Instruction
120
                      7'b1100011: begin
121
                          PC_WE = 1'\bar{b}1;
122
123
                          next_state = ST_FETCH;
124
                      // U-Type Instruction
125
                      7'b0110111: begin
126
                          PC_WE = 1'b1;
127
                          RF WE = 1'b1;
128
129
                          memRDEN1 = 1'b1;
                          next_state = ST_FETCH;
130
```

```
131
                      // AUIPC Instruction
132
                      7'b0010111: begin
133
134
                          PC_WE = 1'b1;
                           RF_WE = 1'b1;
135
                          memRDEN1 = 1'b1;
136
                           next_state = ST_FETCH;
137
                      end
138
                      // S-Type Instructions
139
140
                      7'b0100011: begin
                          PC_WE = 1'b1;
141
142
                           memRDEN1 = 1'b1;
                          memWE2 = 1;
143
                           next_state = ST_FETCH;
144
                      // Interrupt Logic 7'b1110011: begin
146
147
148
                           PC_WE = 1'b1;
                           case (funct3)
149
150
                               3'b011: begin
                                    RF WE = 1;
151
                                    csr_WE = 1;
152
153
                               end
                               3'b010: begin
154
155
                                    RF_WE = 1;
                                    csr_WE = 1;
156
                               end
157
                               3'b001: begin
158
159
                                    RF WE = 1;
                                    csr_WE = 1;
160
161
                               end
                               3'b000: begin
162
163
                                    mret_exec = 1;
164
                               default: csr_WE = 0;
165
166
                           endcase
                      end
167
168
                      default: next_state = ST_INIT; // Should never happen
169
                      endcase
170
                 end
171
172
                 ST_WB: begin
                      RF_WE = 1'b1;
173
                      PC_WE = 0;
174
                      if(INTR) begin
175
                           next_state <= ST_INTR;</pre>
176
177
                      end
178
                      else begin
179
                          next_state <= ST_FETCH;</pre>
180
                 end
181
                 ST_INTR: begin
182
                      PC WE = 1;
183
                      int_taken = 1;
184
185
                      next_state = ST_FETCH;
186
                 default: next_state = ST_INIT; // Should never happen
187
188
        end
189
    endmodule
```

#### **Listing 2: Control Unit Decoder**

```
'timescale 1ns / 1ps
   // Company: Cal Poly SLO
3
  // Engineer: Ethan Vosburg
  //
5
  // Create Date: 02/21/2024 03:47:15 PM
6
  // Module Name: ControlUnitDecoder
  // Project Name: Otter MCU
8
   // Target Devices: Basys3
10 // Description: Control Unit Decoder for controlling the ALU
11 //
12
  // Revision:
  // Revision 0.01 - File Created
13
  //
14
  15
16
17
18
   module ControlUnitDecoder(
       // Inputs
19
20
       input br_eq,
                                                // Branch Equal
       input br_lt,
input br_ltu,
                                                // Branch Less Than
// Branch Less Than Unsigned
21
22
       input [6:0] funct7,
                                                // Function 7
23
                                                // Opcode
// Function 3
       input [6:0] opcode,
input [2:0] funct3,
24
25
       input int_taken,
                                                // Interrupt taken flag
26
27
28
       // Outputs
       output logic [3:0] ALU_FUN,
29
                                                // ALU Function
                                               // Source A Select
// Source B Select
       output logic [1:0] srcA_SEL,
30
31
       output logic [2:0] srcB_SEL,
                                                // Program Counter Select
       output logic [2:0] PC_SEL,
32
                                                // Register File Select
33
       output logic [1:0] RF_SEL
34
35
36
       always_comb begin
37
           // Initialize all the outputs to zeros
           ALU FUN = 4'b0000;
38
39
           srcA_SEL = 2'b0;
           srcB SEL = 3'b0;
40
           PC_SEL = 3'b0;
41
           RF_SEL = 2'b00;
42
43
44
           case (opcode)
           // R-Type Instruction
45
           7'b0110011: begin
46
47
               ALU_FUN = {funct7[5], funct3};
               srcA_SEL = 2'b0;
48
               srcB\_SEL = 0;
49
50
               PC_SEL = 3'b0;
               RF SEL = 2'b11;
51
               // Logic for ALU Select B
52
               // if ({funct7[5], funct3} == 4'b0010) srcB_SEL = 3'b1;
// if ({funct7[5], funct3} == 4'b0100) srcB_SEL = 3'b0;
53
54
55
           end
56
           // I-Type Instruction
           7'b0010011: begin
57
               // Take care of special case with SRAI
58
               if (funct3 == 3'b101)
59
                   ALU_FUN = {funct7[5], funct3};
60
61
                   ALU_FUN = \{1'b0, funct3\};
62
63
               // Configure selects
64
               srcA_SEL = 2'b0;
65
               srcB_SEL = 3'b1;
66
               RF_SEL = 2'b11;
67
               PC_SEL = 3'b0;
68
           end
69
```

```
// JALR Instructions
70
71
             7'b1100111: begin
                 PC_SEL = 3'b1;
72
73
                  // ALU_FUN = {1'b0, funct3};
                  // srcA_SEL = 2'b0;
74
                  // srcB_SEL = 3'b1;
75
                  RF_SEL = 2'b0;
76
77
             end
78
             // Loading Instructions
79
             7'b0000011: begin
                 PC_SEL = 3'b0;
80
81
                  RF_SEL = 2;
                 srcA_SEL = 0;
srcB_SEL = 1;
82
83
                  ALU_{FUN} = 4'b0000;
84
             end
85
             // J-Type Instruction
86
87
             7'b1101111: begin
                  PC_SEL = 3'b11;
88
                  RF_SEL = 2'b0;
89
90
             // B-Type Instruction 7'b1100011: begin
91
92
                  case(funct3)
93
94
                      3'b000: begin
                           if (br_eq)
95
                               PC_SEL = 3'b10;
96
                           else
97
98
                               PC_SEL = 3'b0;
                      end
99
100
                      3'b101: begin
101
102
                           if (!br_lt)
                               PC_SEL = 3'b10;
103
                           else
104
                               PC_SEL = 3'b0;
105
                      end
106
107
                      3'b111: begin
108
                           if (!br_ltu)
109
                               PC_SEL = 3'b10;
110
111
                               PC_SEL = 3'b0;
112
113
                      end
114
                      3'b100: begin
115
116
                           if (br_lt)
117
                               PC_SEL = 3'b10;
118
                           else
119
                               PC_SEL = 3'b0;
                      end
120
121
                      3'b110: begin
122
                           if (br_ltu)
123
                               PC_SEL = 3'b10;
124
                           else
125
                               PC_SEL = 3'b0;
126
127
                      end
128
                      3'b001: begin
129
                           if (!br_eq)
130
                               PC_SEL = 3'b10;
131
132
                               PC_SEL = 3'b0;
133
134
                      end
135
                      default: PC_SEL = 3'b111;
136
137
                  endcase
138
             // U-Type Instruction
139
```

```
7'b0110111: begin
140
                 ALU_FUN = 4'b1001;
141
                  srcA_SEL = 2'b1;
142
143
                  PC_SEL = 3'b0;
                  RF\_SEL = 2'b11;
144
             end
145
146
             // AUIPC Command
147
             7'b0010111: begin
148
149
                 ALU_FUN = 4'b0000;
                  src\overline{A}_SEL = 2'b1;
150
                  srcB_SEL = 3'b11;
151
                  PC_SEL = 3'b0;
152
                  RF_SEL = 2'b11;
153
             // S-Type Instruction
155
             7'b0100011: begin
156
157
                 ALU_FUN = 0;
                  srcA\_SEL = 0;
158
159
                  srcB_SEL = 2;
                  PC\_SEL = 0;
160
             end
161
162
             // Interrupt functions
             7'b1110011: begin
163
164
                  RF_SEL = 2'b01;
                  srcB_SEL = 3'b100;
165
166
                  case(funct3)
167
                      // CSRRW
168
                      3'b001: begin
169
170
                           ALU_FUN = 4'b1001;
                           src\overline{A}_SEL = 2'b00;
171
172
                      end
                      3'b010: begin
173
                           ALU_FUN = 4'b0110;
174
                           srcA_SEL = 2'b00;
175
                      end
176
                      3'b011:begin
177
                           ALU_FUN = 4'b0111;
178
                           srcA_SEL = 2'b10;
179
                           // RF_SEL = 2'b10;
180
181
                      end
                      3'b000: begin
182
183
                           PC_SEL = 5;
                      end
184
185
186
                  endcase
187
188
189
190
             default: begin
191
                  // Should not be used
192
                  ALU_FUN = 4'b0000;
193
                  srcA_SEL = 2'b1;
194
                  srcB_SEL = 3'b11;
195
                  PC_SEL = 3'b0;
196
197
                  RF_SEL = 2'b11;
             end
198
             endcase
199
200
             if(int_taken)begin
201
202
                 PC_SEL = 3'b100;
203
204
205
        end
206
207
208
   endmodule
```

#### Listing 3: Master MCU Linking all Modules Together

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
3
  // Engineer: Ethan Vosburg
  //
5
  // Create Date: 02/21/2024 03:42:56 PM
6
  // Module Name: MCU
  // Project Name: Risc-V MCU
8
  // Target Devices: Basys3
10 // Description: MCU linking all the submodules together
11 //
12
  // Revision:
  // Revision 0.01 - File Created
13
  //
14
  15
16
17
18
  module MCU(
      // Inputs
19
20
      input CLK,
                                          // Clock
                                          // Reset
      input RST,
21
      input INTR,
                                          // Interrupt
22
      input [31:0] IO_BUS_IN,
                                          // IO Bus In
23
24
      // Outputs
25
      output [31:0] IOBUS_OUT,
                                         // IO Bus Out
26
                                         // IO Bus Address
// IO Bus Write/Read Data
      output [31:0] IOBUS_ADDR,
27
28
      output IOBUS_WR
29
30
31
       // Internal Wires
      logic [31:0] pc_mux, pc_count, pc_count_inc, alu_result, rs1, rs2, ir, ir2,
32
33
              rf_mux, utype, itype, stype, jtype, btype, csr_rd, jalr, branch,
              jal,alu_srca_mux, alu_srcb_mux, mtvec, mepc;
34
      logic pc_we, rf_we, memwe2, memrden1, memrden2, reset, csr_we, int_taken,
35
36
              mret_exec, mstatus;
37
      logic [3:0] alu_fun;
      logic [1:0] alu_srca_mux_select, rf_mux_select;
38
39
      logic [2:0] alu_srcb_mux_select, pc_mux_select;
40
      // Submodules
41
      // Assign statments for single lines
42
      assign IOBUS_OUT = rs2;
43
      assign IOBUS_ADDR = alu_result;
44
      assign pc_count_inc = pc_count + 4;
45
      assign intr = INTR & mstatus;
46
47
      // Linking all modules together
48
      ProgramCounter PC(
49
50
          .PC_RST(RST),
          .PC_WE(pc_we),
51
          .PC_DIN(pc_mux),
52
          .CLK(CLK)
53
          .PC_COUNT(pc_count)
54
55
56
      ProgramCounterMux PCM(
57
          .PC_COUNT_INCD(pc_count_inc),
58
          .JALR(jalr),
59
60
          .BRANCH(branch),
          .JAL(jal),
61
          .MTVEC(mtvec),
62
63
           .MEPC(mepc),
          .MUX_SELECT(pc_mux_select),
64
          . \verb"PC_MUX_OUT(pc_mux)"
65
66
67
      OtterMemory MEM(
68
          .MEM_CLK(CLK),
69
```

```
.MEM_RDEN1(memrden1),
70
71
             .MEM_RDEN2(memrden2),
             .MEM_WE2(memwe2),
72
73
             .MEM_ADDR1(pc_count[15:2]),
             .MEM_ADDR2(alu_result),
74
             .MEM_DIN2(rs2),
75
76
             .MEM_SIZE(ir[13:12]),
77
             .MEM SIGN(ir[14]),
78
             .IO_IN(IO_BUS_IN),
79
             .IO_WR(IOBUS_WR),
             .MEM_DOUT1(ir),
80
81
             .MEM_DOUT2(ir2)
             );
82
83
84
        RegFile RF(
             .CLK(CLK)
85
             .ADR1(ir[19:15]),
86
87
             .ADR2(ir[24:20]),
             . \texttt{WADR}(\texttt{ir} \texttt{[11:7]}) \, ,
88
89
             .ENABLE(rf_we),
             .WDATA(rf_mux),
90
             .RS1(rs1),
91
92
             .RS2(rs2)
        );
93
94
95
        ImmdGen IMM(
             .instruction(ir),
96
97
             .uTypeImmd(utype),
98
             .iTypeImmd(itype),
             .sTypeImmd(stype),
99
100
             .jTypeImmd(jtype),
             .bTypeImmd(btype)
101
102
103
        BranchAddressGen BAG(
104
             . \verb|programCounter(pc_count)|,\\
105
             .jTypeImmd(jtype),
106
             .bTypeImmd(btype),
107
108
             .iTypeImmd(itype),
             .sourceReg1(rs1),
109
110
             .jal(jal),
111
             .branch(branch),
             .jalr(jalr)
112
113
        );
114
        ALU ALU(
115
116
             .srcA(alu_srca_mux),
117
             .srcB(alu_srcb_mux),
118
             .operation(alu_fun),
119
             .result(alu_result)
        );
120
121
        BranchConditionGen BCG(
122
             .sourceReg1(rs1),
123
124
             .sourceReg2(rs2),
             .equal(br_eq),
125
126
             .isLess(br_lt),
127
             .isLessUnsigned(br_ltu)
128
129
        ControlUnitDecoder CUD(
130
             .br_eq(br_eq),
131
132
             .br_lt(br_lt),
             .br_ltu(br_ltu),
.funct7(ir[31:25]),
133
134
             .opcode(ir[6:0]),
135
             .funct3(ir[14:12])
136
             .int_taken(int_taken),
137
138
             .ALU_FUN(alu_fun),
             .srcA_SEL(alu_srca_mux_select),
139
```

```
140
             .srcB_SEL(alu_srcb_mux_select),
             .PC_SEL(pc_mux_select),
141
             .RF_SEL(rf_mux_select)
142
143
144
        ControlUnitFSM CUF(
145
146
             .CLK(CLK),
             .RST(RST),
147
148
             .INTR(intr),
149
             .opcode(ir[6:0])
             .funct3(ir[14:12]),
150
             .PC_WE(pc_we),
151
             .RF_WE(rf_we),
152
             .memWE2(memwe2),
153
             .memRDEN1(memrden1),
             .memRDEN2(memrden2),
155
156
             .reset(reset),
157
             .csr_WE(csr_we),
             .int_taken(int_taken),
158
159
             .mret_exec(mret_exec)
        );
160
161
162
        RegFileMux RFM(
             .RF_SEL(rf_mux_select),
163
164
             .PC_COUNT_INC(pc_count_inc),
             .csr_RD(csr_rd)
165
             .MemoryDOUT2(ir2)
166
167
             .ALU_RESULT(alu_result),
             .muxOut(rf_mux)
168
        );
169
170
        ALUsrcAMux ALUsrcAM(
171
172
             .srcA_SEL(alu_srca_mux_select),
             .RS1(rs1),
173
             .uTypeImmd(utype),
174
             .notRS1(~rs1),
175
             .muxOut(alu_srca_mux)
176
177
178
        ALUsrcBMux ALUsrcBM(
179
             .srcB_SEL(alu_srcb_mux_select),
180
181
             .RS2(rs2),
             .iTypeImmd(itype),
182
183
             .sTypeImmd(stype),
             .PC COUNT(pc count),
184
             .csr_RD(csr_rd),
185
186
             .muxOut(alu_srcb_mux)
        );
187
188
        CSR CSR(
189
             .CLK(CLK)
190
             .RESET(RST),
191
             .MRET EXEC(mret exec),
192
             .INT_TAKEN(int_taken),
193
194
             .ADDR(ir[31:20]),
             .CSR_WE(csr_we),
195
             .PC(pc_count),
196
197
             .WD(alu_result)
             .MSTATUS(mstatus),
198
             .MEPC(mepc),
199
             .MTVEC(mtvec),
200
             .RD(csr_rd)
201
202
        );
203
   endmodule
204
```

# **6 Conclusion**

In this project, the MCU was sussesfully constructed and tested with a limited set of code. The ground work for future hardware compnents was made tested to be working. This is the culmination of all the modules that have been made to this point and represents the first time that the compnents have all worked together. From here more moduels can be added to add more funcitonality. All code for this assignment can be found here.