



**CAL POLY**

# **CPE 233 Hardware Assignment 6**

***Assembling the MCU***

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

February 22, 2024

# Table of Contents

<b>1 Project Description .....</b>	<b>3</b>
<b>1.1 Control Unit Decoder .....</b>	<b>3</b>
<b>1.2 Control Unit FSM.....</b>	<b>3</b>
<b>1.3 OTTER MCU.....</b>	<b>3</b>
<b>2 Structural Design.....</b>	<b>4</b>
<b>2.1 OTTER MCU.....</b>	<b>4</b>
<b>3 Synthesis Warnings.....</b>	<b>4</b>
<b>3.1 MCU Synthesis Warnings .....</b>	<b>4</b>
<b>4 Verification .....</b>	<b>5</b>
<b>5 Source Code .....</b>	<b>6</b>
<b>5.1 Branch Address Generator Source Code .....</b>	<b>6</b>
<b>6 Conclusion.....</b>	<b>12</b>

# 1 Project Description

In this project the central component of a functional microcontroller (MCU) is constructed by integrating various OTTER modules developed in previous assignments. While the resulting MCU will not represent the complete OTTER system, it will serve as a foundational unit for future expansions. This assignment will build the foundation for the rest of the hardware assignments as the OTTER starts to take shape and we can begin to implement it on the Basys3 board.

## 1.1 Control Unit Decoder

The Control Unit Decoder is a combinational logic component responsible for generating control signals based on the current instruction. Unlike the Control Unit FSM, the signals generated by the decoder are less time-sensitive, allowing for a simpler, combinational design. The decoder takes the instruction opcode as input and outputs control signals to various components of the MCU, such as the ALU, registers, and memory units. The primary function of the decoder is to interpret the instruction and set the appropriate control signals to execute the operation specified by the instruction.

## 1.2 Control Unit FSM

The Control Unit FSM is responsible for controlling the timing-critical aspects of the MCU's operation. It operates in three main states: FETCH, EXEC, and WRITEBACK. The FSM ensures that instructions are fetched, executed, and the results are written back in a controlled manner, particularly for operations involving memory access.

## 1.3 OTTER MCU

The OTTER MCU is a microcontroller unit composed of various modules, including the Control Unit (with its FSM and Decoder), ALU, registers, and memory units. It is designed to execute a set of instructions, manipulating data and performing operations as specified by the program.

## 2 Structural Design

### 2.1 OTTER MCU




Figure 1: OTTER MCU Elaborated Design

## 3 Synthesis Warnings

### 3.1 MCU Synthesis Warnings






- ▼  Synthesis (62 warnings)
- >  [Synth 8-3848] Net csr\_rd in module/entity MCU does not have driver. [MCU.sv:33] (2 more like this)
  - >  [Synth 8-7129] Port INTR in module ControlUnitFSM is either unconnected or has no load (20 more like this)
  -  [Synth 8-7080] Parallel synthesis criteria is not met
  - >  [Synth 8-3332] Sequential element (i\_0) is unused and will be removed from module MCU. (36 more like this)

Figure 2: Synthesis Warnings for MCU

The warnings referenced in Figure 2 are not important as there is hardware that will still need to be implemented in future assignments. This means there are various wires that do not have a driver or that do not lead to a defined location. This is fine and in this case does not prevent the design from working. Vivado is simply letting you know that these lines will not be implemented in to the design at this point.



Name	Number	Value
zero	0	0x00000000
ra	1	0x00000000
sp	2	0x00000000
gp	3	0x00000000
tp	4	0x00000000
t0	5	0xaa055000
t1	6	0x00000000
t2	7	0x00000000
s0	8	0xaa055765
s1	9	0x00000000
a0	10	0x502abb28
a1	11	0x00000000
a2	12	0x00000001
a3	13	0xfa2fec4d

Looking at the simulation we have the outputs that we would expect referencing figure 4 you can compare the hex values for the registers and see that they all match up. They registers have an undefined value before they are written to which is expected. Also There is a longer INIT state becuase of the reset command in the beginning of the file.

## 5 Source Code

### 5.1 Branch Address Generator Source Code

**Listing 1: Control Unit FSM**

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:42:56 PM
7  // Module Name: ControlUnitFSM
8  // Project Name: Risc-V MCU
9  // Target Devices: Basys3
10 // Description: Control Unit FSM for the Risc-V MCU
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17
18 module ControlUnitFSM(
19     // Inputs
20     input CLK,                // Clock
21     input RST,                // Reset
22     input INTR,               // Interrupt
23     input [6:0] opcode,       // Opcode
24     input [2:0] funct3,       // Function 3
25
26     // Outputs
27     output logic PC_WE,       // Program Counter Write Enable
28     output logic RF_WE,       // Register File Write Enable
29     output logic memWE2,      // Memory Write Enable 2
30     output logic memRDEN1,    // Memory Read Enable 1
31     output logic memRDEN2,    // Memory Read Enable 2
32     output logic reset,       // Reset
33     output logic csr_WE,      // Control and Status Register Write Enable
34     output logic int_taken,    // Interrupt
35     output logic mret_exec    // MRET Execution
36 );
37
38 // Define the state type
39 typedef enum { ST_INIT, ST_FETCH, ST_EXEC } state_type;
40
41 // Define state and next state
42 state_type state, next_state;
43
44 // Transition State
45 always_ff @(posedge CLK) begin
46     if (RST) begin
47         state <= ST_INIT;
48     end else begin
49         state <= next_state;
50     end
51 end
52
53 // Define the state logic
54 always_comb begin
55     // Initialize all the outputs to zeros
56     PC_WE = 1'b0;
57     RF_WE = 1'b0;
58     memWE2 = 1'b0;
59     memRDEN1 = 1'b0;
60     memRDEN2 = 1'b0;

```

```
61     reset = 1'b0;
62     csi_we = 1'b0;
63     int_taken = 1'b0;
64     mret_exec = 1'b0;
65
66     case (state)
67     ST_INIT: begin
68         reset = 1'b1;
69         next_state = ST_FETCH;
70     end
71     ST_FETCH: begin
72         memRDEN1 = 1'b1;
73         next_state = ST_EXEC;
74     end
75     ST_EXEC: begin
76         case (opcode)
77         // R-Type Instruction
78         7'b0110011: begin
79             PC_WE = 1'b1;
80             RF_WE = 1'b1;
81             next_state = ST_FETCH;
82         end
83         // I-Type Instruction
84         7'b0010011: begin
85             PC_WE = 1'b1;
86             RF_WE = 1'b1;
87             next_state = ST_FETCH;
88         end
89         // B-Type Instruction
90         7'b1100011: begin
91             PC_WE = 1'b1;
92             next_state = ST_FETCH;
93         end
94         // U-Type Instruction
95         7'b0110111: begin
96             PC_WE = 1'b1;
97             RF_WE = 1'b1;
98             next_state = ST_FETCH;
99         end
100
101         default: next_state = ST_INIT; // Should never happen
102     endcase
103     end
104     default: next_state = ST_INIT; // Should never happen
105 endcase
106 end
107 endmodule
```

## Listing 2: Control Unit Decoder

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:47:15 PM
7  // Module Name: ControlUnitDecoder
8  // Project Name: Otter MCU
9  // Target Devices: Basys3
10 // Description: Control Unit Decoder for controlling the ALU
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
16
17 module ControlUnitDecoder(
18     // Inputs
19     input br_eq,           // Branch Equal
20     input br_lt,           // Branch Less Than
21     input br_ltu,          // Branch Less Than Unsigned
22     input [6:0] funct7,    // Function 7
23     input [6:0] opcode,    // Opcode
24     input [2:0] funct3,    // Function 3
25
26     // Outputs
27     output logic [3:0] ALU_FUN, // ALU Function
28     output logic [1:0] srcA_SEL, // Source A Select
29     output logic [2:0] srcB_SEL, // Source B Select
30     output logic [2:0] PC_SEL,   // Program Counter Select
31     output logic [1:0] RF_SEL,   // Register File Select
32 );
33
34 always_comb begin
35     // Initialize all the outputs to zeros
36     ALU_FUN = 4'b0000;
37     srcA_SEL = 2'b0;
38     srcB_SEL = 3'b0;
39     PC_SEL = 3'b0;
40     RF_SEL = 2'b00;
41
42     case (opcode)
43         // R-Type Instruction
44         7'b0110011: begin
45             ALU_FUN = {funct7[5], funct3};
46             srcA_SEL = 2'b0;
47             PC_SEL = 3'b0;
48             RF_SEL = 2'b11;
49             // Logic for ALU Select B
50             if ({funct7[5], funct3} == 4'b0010) srcB_SEL = 3'b1;
51             if ({funct7[5], funct3} == 4'b0100) srcB_SEL = 3'b0;
52         end
53         // I-Type Instruction
54         7'b0010011: begin
55             ALU_FUN = {1'b0, funct3};
56             srcA_SEL = 2'b0;
57             srcB_SEL = 3'b1;
58             RF_SEL = 2'b11;
59             PC_SEL = 3'b0;
60         end
61     end
62     // B-Type Instruction
63     7'b1100011: begin
64         PC_SEL = 3'b10;
65     end
66     // U-Type Instruction
67     7'b0110111: begin
68         ALU_FUN = 4'b1001;
69     end

```



```
70         srcA_SEL = 2'b1;
71         PC_SEL = 3'b0;
72         RF_SEL = 2'b11;
73     end
74
75     default:begin
76         // Should not be used
77         ALU_FUN = 4'b0000;
78         srcA_SEL = 2'b0;
79         srcB_SEL = 3'b0;
80         PC_SEL = 3'b0;
81         RF_SEL = 2'b00;
82     end
83 endcase
84
85 end
86
87
88 endmodule
```

**Listing 3: Master MCU Linking all Modules Together**

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:42:56 PM
7  // Module Name: MCU
8  // Project Name: Risc-V MCU
9  // Target Devices: Basys3
10 // Description: MCU linking all the submodules together
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17 module MCU(
18     // Inputs
19     input CLK,                // Clock
20     input RST,                // Reset
21     input INTR,               // Interrupt
22     input [31:0] IO_BUS_IN,   // IO Bus In
23
24     // Outputs
25     output [31:0] IOBUS_OUT,   // IO Bus Out
26     output [31:0] IOBUS_ADDR,  // IO Bus Address
27     output IOBUS_WR            // IO Bus Write/Read Data
28 );
29
30 // Internal Wires
31 logic [31:0] pc_mux, pc_count, pc_count_inc, alu_result, rs1, rs2, ir, ir2,
32             rf_mux, utype, itype, stype, jtype, btype, csr_rd, jalr, branch,
33             jal, alu_srca_mux, alu_srcb_mux, mtvec, mepc;
34 logic pc_we, rf_we, memwe2, memrden1, memrden2, reset, csr_we, int_taken,
35       mret_exec;
36 logic [3:0] alu_fun;
37 logic [1:0] alu_srca_mux_select, rf_mux_select;
38 logic [2:0] alu_srcb_mux_select, pc_mux_select;
39
40 // Submodules
41 // Assign statments for single lines
42 assign IOBUS_OUT = rs2;
43 assign IOBUS_ADDR = alu_result;
44 assign pc_count_inc = pc_count + 4;
45
46 // Linking all modules together
47 ProgramCounter PC(
48     .PC_RST(RST),
49     .PC_WE(pc_we),
50     .PC_DIN(pc_mux),
51     .CLK(CLK),
52     .PC_COUNT(pc_count)
53 );
54
55 ProgramCounterMux PCM(
56     .PC_COUNT_INCD(pc_count_inc),
57     .JALR(jalr),
58     .BRANCH(branch),
59     .JAL(jal),
60     .MTVEC(mtvec),
61     .MEPC(mepc),
62     .MUX_SELECT(pc_mux_select),
63     .PC_MUX_OUT(pc_mux)
64 );
65
66 OtterMemory MEM(
67     .MEM_CLK(CLK),
68     .MEM_RDEN1(memrden1),

```

```
70     .MEM_RDEN2(memrden2),
71     .MEM_WE2(memwe2),
72     .MEM_ADDR1(pc_count[15:2]),
73     .MEM_ADDR2(alu_result),
74     .MEM_DIN2(rs2),
75     .MEM_SIZE(ir[13:12]),
76     .MEM_SIGN(ir[14]),
77     .IO_IN(IO_BUS_IN),
78     .IO_WR(IOBUS_WR),
79     .MEM_DOUT1(ir),
80     .MEM_DOUT2(ir2)
81 );
82
83 RegFile RF(
84     .CLK(CLK),
85     .ADR1(ir[19:15]),
86     .ADR2(ir[24:20]),
87     .WADR(ir[11:7]),
88     .ENABLE(rf_we),
89     .WDATA(rf_mux),
90     .RS1(rs1),
91     .RS2(rs2)
92 );
93
94 ImmdGen IMM(
95     .instruction(ir),
96     .uTypeImmd(utype),
97     .iTypeImmd(itype),
98     .sTypeImmd(stype),
99     .jTypeImmd(jtype),
100     .bTypeImmd(btype)
101 );
102
103 BranchAddressGen BAG(
104     .programCounter(pc_count),
105     .jTypeImmd(jtype),
106     .bTypeImmd(btype),
107     .iTypeImmd(itype),
108     .sourceReg1(rs1),
109     .jal(jal),
110     .branch(branch),
111     .jalr(jalr)
112 );
113
114 ALU ALU(
115     .srcA(alu_srca_mux),
116     .srcB(alu_srcb_mux),
117     .operation(alu_fun),
118     .result(alu_result)
119 );
120
121 BranchConditionGen BCG(
122     .sourceReg1(rs1),
123     .sourceReg2(rs2),
124     .equal(br_eq),
125     .isLess(br_lt),
126     .isLessUnsigned(br_ltu)
127 );
128
129 ControlUnitDecoder CUD(
130     .br_eq(br_eq),
131     .br_lt(br_lt),
132     .br_ltu(br_ltu),
133     .funct7(ir[31:25]),
134     .opcode(ir[6:0]),
135     .funct3(ir[14:12]),
136     .ALU_FUN(alu_fun),
137     .srcA_SEL(alu_srca_mux_select),
138     .srcB_SEL(alu_srcb_mux_select),
139     .PC_SEL(pc_mux_select),
```

```
140         .RF_SEL(rf_mux_select)
141     );
142
143     ControlUnitFSM CUF(
144         .CLK(CLK),
145         .RST(RST),
146         .INTR(INTR),
147         .opcode(ir[6:0]),
148         .funct3(ir[14:12]),
149         .PC_WE(pc_we),
150         .RF_WE(rf_we),
151         .memWE2(memwe2),
152         .memRDEN1(memrden1),
153         .memRDEN2(memrden2),
154         .reset(reset),
155         .csr_WE(csr_we),
156         .int_taken(int_taken),
157         .mret_exec(mret_exec)
158     );
159
160     RegFileMux RFM(
161         .RF_SEL(rf_mux_select),
162         .PC_COUNT_INC(pc_count_inc),
163         .csr_RD(csr_rd),
164         .MemoryDOUT2(ir2),
165         .ALU_RESULT(alu_result),
166         .muxOut(rf_mux)
167     );
168
169     ALUsrcAMux ALUsrcAM(
170         .srcA_SEL(alu_srca_mux_select),
171         .RS1(rs1),
172         .uTypeImmd(utype),
173         .notRS1(~rs1),
174         .muxOut(alu_srca_mux)
175     );
176
177     ALUsrcBMux ALUsrcBM(
178         .srcB_SEL(alu_srcb_mux_select),
179         .RS2(rs2),
180         .iTypeImmd(itype),
181         .sTypeImmd(stype),
182         .PC_COUNT(pc_count),
183         .csr_RD(csr_rd),
184         .muxOut(alu_srcb_mux)
185     );
186
187 endmodule
```

## 6 Conclusion

In this project, the MCU was successfully constructed and tested with a limited set of code. The ground work for future hardware components was made tested to be working. This is the culmination of all the modules that have been made to this point and represents the first time that the components have all worked together. From here more modules can be added to add more functionality. All code for this assignment can be found [here](#).