



**CAL POLY**

# **CPE 233**

# **Hardware**

# **Assignment 6**

***Assembling the MCU***

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

March 9, 2024

# Table of Contents

|   |           |
|---|-----------|
| <b>1 Project Description .....</b>                    | <b>3</b>  |
| <b>1.1 Control Unit Decoder .....</b>                 | <b>3</b>  |
| <b>1.2 Control Unit FSM.....</b>                      | <b>3</b>  |
| <b>1.3 OTTER MCU.....</b>                             | <b>3</b>  |
| <b>2 Structural Design.....</b>                       | <b>4</b>  |
| <b>2.1 OTTER MCU.....</b>                             | <b>4</b>  |
| <b>3 Synthesis Warnings.....</b>                      | <b>4</b>  |
| <b>3.1 MCU Synthesis Warnings .....</b>               | <b>4</b>  |
| <b>4 Verification .....</b>                           | <b>5</b>  |
| <b>5 Source Code .....</b>                            | <b>6</b>  |
| <b>5.1 Branch Address Generator Source Code .....</b> | <b>6</b>  |
| <b>6 Conclusion.....</b>                              | <b>14</b> |

# 1 Project Description

In this project the central component of a functional microcontroller (MCU) is constructed by integrating various OTTER modules developed in previous assignments. While the resulting MCU will not represent the complete OTTER system, it will serve as a foundational unit for future expansions. This assignment will build the foundation for the rest of the hardware assignments as the OTTER starts to take shape and we can begin to implement it on the Basys3 board.

## 1.1 Control Unit Decoder

The Control Unit Decoder is a combinational logic component responsible for generating control signals based on the current instruction. Unlike the Control Unit FSM, the signals generated by the decoder are less time-sensitive, allowing for a simpler, combinational design. The decoder takes the instruction opcode as input and outputs control signals to various components of the MCU, such as the ALU, registers, and memory units. The primary function of the decoder is to interpret the instruction and set the appropriate control signals to execute the operation specified by the instruction.

## 1.2 Control Unit FSM

The Control Unit FSM is responsible for controlling the timing-critical aspects of the MCU's operation. It operates in three main states: FETCH, EXEC, and WRITEBACK. The FSM ensures that instructions are fetched, executed, and the results are written back in a controlled manner, particularly for operations involving memory access.

## 1.3 OTTER MCU

The OTTER MCU is a microcontroller unit composed of various modules, including the Control Unit (with its FSM and Decoder), ALU, registers, and memory units. It is designed to execute a set of instructions, manipulating data and performing operations as specified by the program.

## 2 Structural Design

### 2.1 OTTER MCU




Figure 1: OTTER MCU Elaborated Design

## 3 Synthesis Warnings

### 3.1 MCU Synthesis Warnings

- ▼ Synthesis (62 warnings)
- > [Synth 8-3848] Net csr\_rd in module/entity MCU does not have driver. [MCU.sv:33] (2 more like this)
  - > [Synth 8-7129] Port INTR in module ControlUnitFSM is either unconnected or has no load (20 more like this)
  - [Synth 8-7080] Parallel synthesis criteria is not met
  - > [Synth 8-3332] Sequential element (i\_0) is unused and will be removed from module MCU. (36 more like this)

Figure 2: Synthesis Warnings for MCU

The warnings referenced in Figure 2 are not important as there is hardware that will still need to be implemented in future assignments. This means there are various wires that do not have a driver or that do not lead to a defined location. This is fine and in this case does not prevent the design from working. Vivado is simply letting you know that these lines will not be implemented in to the design at this point.

## 4 Verification




Figure 3: OTTER MCU Verification

| Address    | Code       | Basic                   | Source                |
|------------|------------|-------------------------|-----------------------|
| 0x00000000 | 0xaa0552b7 | lui x5, 0x000aa055      | 2: lui x5, 0xAA055    |
| 0x00000004 | 0x76528413 | addi x8, x5, 0x00000765 | 3: addi x8, x5, 0x765 |
| 0x00000008 | 0x00341513 | slli x10, x8, 3         | 4: slli x10, x8, 3    |
| 0x0000000c | 0x0082a633 | slt x12, x5, x8         | 5: slt x12, x5, x8    |
| 0x00000010 | 0x00a446b3 | xor x13, x8, x10        | 6: xor x13, x8, x10   |
| 0x00000014 | 0xfe0006e3 | beq x0, x0, 0xfffffec   | 7: beq x0, x0, main   |

| Name | Number | Value      |
|------|--------|------------|
| zero | 0      | 0x00000000 |
| ra   | 1      | 0x00000000 |
| sp   | 2      | 0x00000000 |
| gp   | 3      | 0x00000000 |
| tp   | 4      | 0x00000000 |
| t0   | 5      | 0xaa055000 |
| t1   | 6      | 0x00000000 |
| t2   | 7      | 0x00000000 |
| s0   | 8      | 0xaa055765 |
| s1   | 9      | 0x00000000 |
| a0   | 10     | 0x502abb28 |
| a1   | 11     | 0x00000000 |
| a2   | 12     | 0x00000001 |
| a3   | 13     | 0xfa2fec4d |

Figure 4: OTTER MCU RARS Simulation

Looking at the simulation we have the outputs that we would expect referencing figure 4 you can compare the hex values for the registers and see that they all match up. They registers have an undefined value before they are written to which is expected. Also There is a longer INIT state because of the reset command in the beginning of the file.

## 5 Source Code

### 5.1 Branch Address Generator Source Code

**Listing 1: Control Unit FSM**

```

1  'timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:42:56 PM
7  // Module Name: ControlUnitFSM
8  // Project Name: Risc-V MCU
9  // Target Devices: Basys3
10 // Description: Control Unit FSM for the Risc-V MCU
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17
18 module ControlUnitFSM(
19     // Inputs
20     input CLK,                // Clock
21     input RST,                // Reset
22     input INTR,               // Interrupt
23     input [6:0] opcode,       // Opcode
24     input [2:0] funct3,       // Function 3
25
26     // Outputs
27     output logic PC_WE,       // Program Counter Write Enable
28     output logic RF_WE,       // Register File Write Enable
29     output logic memWE2,      // Memory Write Enable 2
30     output logic memRDEN1,    // Memory Read Enable 1
31     output logic memRDEN2,    // Memory Read Enable 2
32     output logic reset,       // Reset
33     output logic csr_WE,      // Control and Status Register Write Enable
34     output logic int_taken,    // Interrupt
35     output logic mret_exec    // MRET Execution
36 );
37
38 // Define the state type
39 typedef enum { ST_INIT, ST_FETCH, ST_EXEC, ST_WB, ST_INTR } state_type;
40
41 // Define state and next state
42 state_type state, next_state;
43
44 // Transition State
45 always_ff @(posedge CLK) begin
46     if (RST) begin
47         state <= ST_INIT;
48     end else begin
49         state <= next_state;
50     end
51 end
52
53 // Define the state logic
54 always_comb begin
55     // Initialize all the outputs to zeros
56     PC_WE = 1'b0;
57     RF_WE = 1'b0;
58     memWE2 = 1'b0;
59     memRDEN1 = 1'b0;
60     memRDEN2 = 1'b0;

```

```
61 reset = 1'b0;
62 csi_we = 1'b0;
63 int_taken = 1'b0;
64 mret_exec = 1'b0;
65
66 case (state)
67 ST_INIT: begin
68     reset = 1'b1;
69     next_state = ST_FETCH;
70 end
71 ST_FETCH: begin
72     memRDEN1 = 1'b1;
73     next_state = ST_EXEC;
74 end
75 ST_EXEC: begin
76     case (opcode)
77         // J-Type Instruction
78         7'b1101111: begin
79             PC_WE = 1'b1;
80             RF_WE = 1'b1;
81             next_state = ST_FETCH;
82         end
83         // R-Type Instruction
84         7'b0110011: begin
85             PC_WE = 1'b1;
86             RF_WE = 1'b1;
87             next_state = ST_FETCH;
88         end
89         // I-Type Instruction
90         7'b0010011: begin
91             PC_WE = 1'b1;
92             memRDEN1 = 1'b1;
93             RF_WE = 1'b1;
94             next_state = ST_FETCH;
95         end
96         // JALR Instruction
97         7'b1100111: begin
98             PC_WE = 1'b1;
99             memRDEN1 = 1'b1;
100             RF_WE = 1'b1;
101             next_state = ST_FETCH;
102         end
103         // Loading Instructions
104         7'b0000011: begin
105             PC_WE = 1;
106             memRDEN1 = 1'b1;
107             memRDEN2 = 1;
108             RF_WE = 1'b1;
109             next_state = ST_WB;
110         end
111         // B-Type Instruction
112         7'b1100011: begin
113             PC_WE = 1'b1;
114             next_state = ST_FETCH;
115         end
116         // U-Type Instruction
117         7'b0110111: begin
118             PC_WE = 1'b1;
119             RF_WE = 1'b1;
120             memRDEN1 = 1'b1;
121             next_state = ST_FETCH;
122         end
123         // AUIPC Instruction
124         7'b0010111: begin
125             PC_WE = 1'b1;
126             RF_WE = 1'b1;
127             memRDEN1 = 1'b1;
128             next_state = ST_FETCH;
129         end
130         // S-Type Instructions
```

```
131         7'b0100011: begin
132             PC_WE = 1'b1;
133             memRDEN1 = 1'b1;
134             memWE2 = 1;
135             next_state = ST_FETCH;
136         end
137
138         default: next_state = ST_INIT; // Should never happen
139     endcase
140 end
141 ST_WB: begin
142     RF_WE = 1'b1;
143     PC_WE = 0;
144     next_state = ST_FETCH;
145 end
146 ST_INTR: begin
147     PC_WE = 1;
148     int_taken = 1;
149 end
150 default: next_state = ST_INIT; // Should never happen
151 endcase
152 end
153 endmodule
```



## Listing 2: Control Unit Decoder

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:47:15 PM
7  // Module Name: ControlUnitDecoder
8  // Project Name: Otter MCU
9  // Target Devices: Basys3
10 // Description: Control Unit Decoder for controlling the ALU
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 //////////////////////////////////////////////////
16
17 module ControlUnitDecoder(
18     // Inputs
19     input br_eq,           // Branch Equal
20     input br_lt,           // Branch Less Than
21     input br_ltu,          // Branch Less Than Unsigned
22     input [6:0] funct7,    // Function 7
23     input [6:0] opcode,    // Opcode
24     input [2:0] funct3,    // Function 3
25
26     // Outputs
27     output logic [3:0] ALU_FUN, // ALU Function
28     output logic [1:0] srcA_SEL, // Source A Select
29     output logic [2:0] srcB_SEL, // Source B Select
30     output logic [2:0] PC_SEL,   // Program Counter Select
31     output logic [1:0] RF_SEL,   // Register File Select
32 );
33
34 always_comb begin
35     // Initialize all the outputs to zeros
36     ALU_FUN = 4'b0000;
37     srcA_SEL = 2'b0;
38     srcB_SEL = 3'b0;
39     PC_SEL = 3'b0;
40     RF_SEL = 2'b00;
41
42     case (opcode)
43         // R-Type Instruction
44         7'b0110011: begin
45             ALU_FUN = {funct7[5], funct3};
46             srcA_SEL = 2'b0;
47             srcB_SEL = 0;
48             PC_SEL = 3'b0;
49             RF_SEL = 2'b11;
50             // Logic for ALU Select B
51             // if ({funct7[5], funct3} == 4'b0010) srcB_SEL = 3'b1;
52             // if ({funct7[5], funct3} == 4'b0100) srcB_SEL = 3'b0;
53         end
54         // I-Type Instruction
55         7'b0010011: begin
56             // Take care of special case with SRAI
57             if (funct3 == 3'b101)
58                 ALU_FUN = {funct7[5], funct3};
59             else
60                 ALU_FUN = {1'b0, funct3};
61
62             // Configure selects
63             srcA_SEL = 2'b0;
64             srcB_SEL = 3'b1;
65             RF_SEL = 2'b11;
66             PC_SEL = 3'b0;
67         end
68     end
69     // JALR Instructions

```

```
70     7'b1100111: begin
71         PC_SEL = 3'b1;
72         // ALU_FUN = {1'b0, funct3};
73         // srcA_SEL = 2'b0;
74         // srcB_SEL = 3'b1;
75         RF_SEL = 2'b0;
76     end
77     // Loading Instructions
78     7'b0000011: begin
79         PC_SEL = 3'b0;
80         RF_SEL = 2;
81         srcA_SEL = 0;
82         srcB_SEL = 1;
83         ALU_FUN = 4'b0000;
84     end
85     // J-Type Instruction
86     7'b1101111: begin
87         PC_SEL = 3'b11;
88         RF_SEL = 2'b0;
89     end
90     // B-Type Instruction
91     7'b1100011: begin
92         case(funct3)
93             3'b000: begin
94                 if (br_eq)
95                     PC_SEL = 3'b10;
96                 else
97                     PC_SEL = 3'b0;
98             end
99
100            3'b101: begin
101                if (!br_lt)
102                    PC_SEL = 3'b10;
103                else
104                    PC_SEL = 3'b0;
105            end
106
107            3'b111: begin
108                if (!br_ltu)
109                    PC_SEL = 3'b10;
110                else
111                    PC_SEL = 3'b0;
112            end
113
114            3'b100: begin
115                if (br_lt)
116                    PC_SEL = 3'b10;
117                else
118                    PC_SEL = 3'b0;
119            end
120
121            3'b110: begin
122                if (br_ltu)
123                    PC_SEL = 3'b10;
124                else
125                    PC_SEL = 3'b0;
126            end
127
128            3'b001: begin
129                if (!br_eq)
130                    PC_SEL = 3'b10;
131                else
132                    PC_SEL = 3'b0;
133            end
134
135            default: PC_SEL = 3'b111;
136        endcase
137     end
138     // U-Type Instruction
139     7'b0110111: begin
```

```
140     ALU_FUN = 4'b1001;
141     srcA_SEL = 2'b1;
142     PC_SEL = 3'b0;
143     RF_SEL = 2'b11;
144 end
145
146 // AUIPC Command
147 7'b0010111: begin
148     ALU_FUN = 4'b0000;
149     srcA_SEL = 2'b1;
150     srcB_SEL = 3'b11;
151     PC_SEL = 3'b0;
152     RF_SEL = 2'b11;
153 end
154 // S-Type Instruction
155 7'b0100011: begin
156     ALU_FUN = 0;
157     srcA_SEL = 0;
158     srcB_SEL = 2;
159     PC_SEL = 0;
160 end
161 // Interrupt functions
162 7'b1110011: begin
163     case(func3)
164         // CSRRW
165         3'b001: begin
166             ALU_FUN = 4'b1001;
167             RF_SEL = 2'b01;
168         end
169         3'b010: begin
170             ALU_FUN = 4'b0110;
171             srcB_SEL = 3'b100;
172             RF_SEL = 2'b01;
173         end
174         3'b011: begin
175             ALU_FUN = 4'b0111;
176             srcA_SEL = 2'b10;
177             srcB_SEL = 3'b100;
178             RF_SEL = 2'b01;
179         end
180     endcase
181 endcase
182
183 end
184
185 default: begin
186     // Should not be used
187     ALU_FUN = 4'b0000;
188     srcA_SEL = 2'b1;
189     srcB_SEL = 3'b11;
190     PC_SEL = 3'b0;
191     RF_SEL = 2'b11;
192 end
193 endcase
194
195 end
196
197
198
199 endmodule
```

**Listing 3: Master MCU Linking all Modules Together**

```

1  'timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/21/2024 03:42:56 PM
7  // Module Name: MCU
8  // Project Name: Risc-V MCU
9  // Target Devices: Basys3
10 // Description: MCU linking all the submodules together
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 //////////////////////////////////////
16
17
18 module MCU(
19     // Inputs
20     input CLK,                // Clock
21     input RST,                // Reset
22     input INTR,               // Interrupt
23     input [31:0] IO_BUS_IN,   // IO Bus In
24
25     // Outputs
26     output [31:0] IOBUS_OUT,   // IO Bus Out
27     output [31:0] IOBUS_ADDR,  // IO Bus Address
28     output IOBUS_WR            // IO Bus Write/Read Data
29 );
30
31 // Internal Wires
32 logic [31:0] pc_mux, pc_count, pc_count_inc, alu_result, rs1, rs2, ir, ir2,
33             rf_mux, utype, itype, stype, jtype, btype, csr_rd, jalr, branch,
34             jal, alu_srca_mux, alu_srcb_mux, mtvec, mepc;
35 logic pc_we, rf_we, memwe2, memrden1, memrden2, reset, csr_we, int_taken,
36             mret_exec;
37 logic [3:0] alu_fun;
38 logic [1:0] alu_srca_mux_select, rf_mux_select;
39 logic [2:0] alu_srcb_mux_select, pc_mux_select;
40
41 // Submodules
42 // Assign statments for single lines
43 assign IOBUS_OUT = rs2;
44 assign IOBUS_ADDR = alu_result;
45 assign pc_count_inc = pc_count + 4;
46
47 // Linking all modules together
48 ProgramCounter PC(
49     .PC_RST(RST),
50     .PC_WE(pc_we),
51     .PC_DIN(pc_mux),
52     .CLK(CLK),
53     .PC_COUNT(pc_count)
54 );
55
56 ProgramCounterMux PCM(
57     .PC_COUNT_INCD(pc_count_inc),
58     .JALR(jalr),
59     .BRANCH(branch),
60     .JAL(jal),
61     .MTVEC(mtvec),
62     .MEPC(mepc),
63     .MUX_SELECT(pc_mux_select),
64     .PC_MUX_OUT(pc_mux)
65 );
66
67 OtterMemory MEM(
68     .MEM_CLK(CLK),
69     .MEM_RDEN1(memrden1),

```

```
70     .MEM_RDEN2(memrden2),
71     .MEM_WE2(memwe2),
72     .MEM_ADDR1(pc_count[15:2]),
73     .MEM_ADDR2(alu_result),
74     .MEM_DIN2(rs2),
75     .MEM_SIZE(ir[13:12]),
76     .MEM_SIGN(ir[14]),
77     .IO_IN(IO_BUS_IN),
78     .IO_WR(IOBUS_WR),
79     .MEM_DOUT1(ir),
80     .MEM_DOUT2(ir2)
81 );
82
83 RegFile RF(
84     .CLK(CLK),
85     .ADR1(ir[19:15]),
86     .ADR2(ir[24:20]),
87     .WADR(ir[11:7]),
88     .ENABLE(rf_we),
89     .WDATA(rf_mux),
90     .RS1(rs1),
91     .RS2(rs2)
92 );
93
94 ImmdGen IMM(
95     .instruction(ir),
96     .uTypeImmd(utype),
97     .iTypeImmd(itype),
98     .sTypeImmd(stype),
99     .jTypeImmd(jtype),
100     .bTypeImmd(btype)
101 );
102
103 BranchAddressGen BAG(
104     .programCounter(pc_count),
105     .jTypeImmd(jtype),
106     .bTypeImmd(btype),
107     .iTypeImmd(itype),
108     .sourceReg1(rs1),
109     .jal(jal),
110     .branch(branch),
111     .jalr(jalr)
112 );
113
114 ALU ALU(
115     .srcA(alu_srca_mux),
116     .srcB(alu_srcb_mux),
117     .operation(alu_fun),
118     .result(alu_result)
119 );
120
121 BranchConditionGen BCG(
122     .sourceReg1(rs1),
123     .sourceReg2(rs2),
124     .equal(br_eq),
125     .isLess(br_lt),
126     .isLessUnsigned(br_ltu)
127 );
128
129 ControlUnitDecoder CUD(
130     .br_eq(br_eq),
131     .br_lt(br_lt),
132     .br_ltu(br_ltu),
133     .funct7(ir[31:25]),
134     .opcode(ir[6:0]),
135     .funct3(ir[14:12]),
136     .ALU_FUN(alu_fun),
137     .srcA_SEL(alu_srca_mux_select),
138     .srcB_SEL(alu_srcb_mux_select),
139     .PC_SEL(pc_mux_select),
```

```
140         .RF_SEL(rf_mux_select)
141     );
142
143     ControlUnitFSM CUF(
144         .CLK(CLK),
145         .RST(RST),
146         .INTR(INTR),
147         .opcode(ir[6:0]),
148         .funct3(ir[14:12]),
149         .PC_WE(pc_we),
150         .RF_WE(rf_we),
151         .memWE2(memwe2),
152         .memRDEN1(memrden1),
153         .memRDEN2(memrden2),
154         .reset(reset),
155         .csr_WE(csr_we),
156         .int_taken(int_taken),
157         .mret_exec(mret_exec)
158     );
159
160     RegFileMux RFM(
161         .RF_SEL(rf_mux_select),
162         .PC_COUNT_INC(pc_count_inc),
163         .csr_RD(csr_rd),
164         .MemoryDOUT2(ir2),
165         .ALU_RESULT(alu_result),
166         .muxOut(rf_mux)
167     );
168
169     ALUsrcAMux ALUsrcAM(
170         .srcA_SEL(alu_srca_mux_select),
171         .RS1(rs1),
172         .uTypeImmd(utype),
173         .notRS1(~rs1),
174         .muxOut(alu_srca_mux)
175     );
176
177     ALUsrcBMux ALUsrcBM(
178         .srcB_SEL(alu_srcb_mux_select),
179         .RS2(rs2),
180         .iTypeImmd(itype),
181         .sTypeImmd(stype),
182         .PC_COUNT(pc_count),
183         .csr_RD(csr_rd),
184         .muxOut(alu_srcb_mux)
185     );
186
187 endmodule
```

## 6 Conclusion

In this project, the MCU was successfully constructed and tested with a limited set of code. The ground work for future hardware components was made tested to be working. This is the culmination of all the modules that have been made to this point and represents the first time that the components have all worked together. From here more modules can be added to add more functionality. All code for this assignment can be found [here](#).