

CPE 233 Hardware Assignment 1

Reverse Engineering and Testing ROM

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

Table of Contents

1	Project Description	3
2	Reverse Engineering	3
	2.1 Reverse Engineering Table	3
	2.2 Reversed Engineered Program	3
3	Testing rom	4
4	Conclusion	6

1 Project Description

Reverse engineer the excerpts from the otter_memory.mem file is shown below to determine the assembly instructions implemented by this file. This can be done by first creating a table similar to Table 1 from the Example Program. Any other lines from this file can be assumed to be all zeros and disregarded.

2 Reverse Engineering

2.1 Reverse Engineering Table

Below is a table of the machine code and assembly instructions from the otter_memory.mem file. The machine code was converted to binary and then to assembly instructions. By converting to binary the structure of instruction could be more easily seen and then specific instructions could be identified and then converted to assembly instructions. The assembly instructions were then written in the table. To verify the assembly instructions, once the assembly was written, it was recompiled and the compared to the original memory file. The assembly instructions were correct and the program was able to be run.

Table 1: Machine Code to Instruction Table

Address	Machine Code (Hex)	Machine Code (Binary)	Assembly Instruction
0000	11000537	00010001000000000000010100110111	lui x10, 69632
0004	00a00f13	000000010100000000111100010011	addi x30, x0, 10
8000	00051783	0000000000001010001011110000011	jump:lh x15, 0(x10)
000C	41e7da33	01000001111001111101101000110011	sra x20, x15, x30
0010	00fa4633	0000000111110100100011000110011	xor x12, x20, x15
0014	04c52023	00000100110001010010000000100011	sw x12, 64(x10)
0018	ff1ff06f	111111110001111111111000001101111	jal x0, jump

2.2 Reversed Engineered Program

Below is the reverse-engineered program from the otter_memory.mem file. The program is a simple loop that shifts the value in x15 right by the value in x30, exclusive ors the result with the original value in x15, and then stores the result in x12 and loops.

Listing 1: Assembly instructions from reverse engineered file

```
// load upper immediate
          lui
                   x10, 69632
          addi
                   x30, x0, 10
                                   // add immediate
  jump:
3
                                   // load halfword
                   x15, 0(x10)
          1h
4
5
          sra
                   x20, x15, x30
                                   // shift right arithmetic
6
                   x12, x20, x15
                                   // exclusive or
          xor
7
                   x12, 64(x10)
                                   // store word
          SW
                                   // jump
8
          jal
                   x0, jump
```

3 Testing rom

To create a more robust testbench, the ProgRom_TB was created. This testbench reads in the otter_memory.mem file and then compares the machine code instructions from the file to the machine code instructions from the ProgRom module. Once iterating through all of the instructions an overall pass/fail is displayed. The testbench was able to be run and passed. The testbench is shown below.

Listing 2: Verilog Testbench for ProgRom

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
  // Create Date: 01/11/2024 10:40:40 PM
7
  // Design Name: ProgRom Testbench
  // Module Name: ProgRom_TB
  // Project Name: HW1-ProgROM
  // Target Devices: Basys 3
  // Description: This is a testbench for the ProgRom module that takes in a mem file and checks that
      the program memory is correct
12
13 // Revision: 1.0
  // Revision 0.01 - File Created
14
  // Additional Comments: Still need to work on dynamic array assignment
16
  17
18
19
  module ProgRom_TB();
20
21
      // Inputs
      logic PROG_CLK_TB; // 1-bit clock
22
23
      logic [31:0] PROG_ADDR_TB; // 32-bit address
24
25
      // Outputs
      logic [31:0] INSTRUCT_TB; // 32-bit machine code instruction
26
27
      // Logic
28
      logic pass; // 1 = pass, 0 = fail
29
30
      // rom_TB type set up
31
      (* rom_style="{distributed | block}" *)
32
     (* ram_decomp = "power" *) logic [31:0] rom_TB [0:16383];
33
34
      // Instantiate the Unit Under Test (UUT)
35
      ProgRom uut (
36
          .PROG_CLK(PROG_CLK_TB),
37
          .PROG_ADDR(PROG_ADDR_TB),
38
          .INSTRUCT(INSTRUCT TB)
39
40
41
      // Begin simulation code
42
      initial begin
43
44
          // Initialize Logic
          PROG_CLK_TB = 0; // Initialize PROG_CLK_TB
45
          pass = 1; // Initialize pass to 1
46
47
          $readmemh("otter_memory.mem", rom_TB , 0, 16383); // Read in otter_memory.mem file
48
49
50
          // Iterate through rom_TB and compare to INSTRUCT_TB
          // If there is a mismatch, set pass to 0
51
          // Note: the comparison is hardcoded to stop for this case
52
          for (int i = 0; i < 7; i++) begin
53
              PROG\_ADDR\_TB = 32'h0000\_0000 + (i*4); // Request machine code instruction from address
54
```

```
#20 // Wait for INSTRUCT_TB to be updated
55
56
                // Display values for debugging and verification
57
                $display("rom[%0d]: %h", i, INSTRUCT_TB);
$display("rom_tb[%0d]: %h", i, rom_TB[i]);
58
59
60
61
                 // Compare INSTRUCT_TB to rom_TB[i]
                if (INSTRUCT TB == (32'h0000_0000 + rom_TB[i])) begin
62
                     $display("Match rom_TB[%0d] = %h", i, rom_TB[i]);
63
64
                end else begin
                     $display("No Match rom_TB[%0d] = %h", i, rom_TB[i]);
65
                     pass = 0; // Do not allow the test to pass
66
                end
67
                #20:
68
69
            end
70
            // Display overall pass/fail
71
72
            if (pass == 1) begin
                $display("OVERALL PASS");
73
74
            end else begin
                $display("OVERALL FAIL");
75
            end
76
77
       end
78
79
       // Toggle the clock
       always #5 PROG_CLK_TB = ~PROG_CLK_TB;
80
   endmodule
81
```

Listing 3: TCl Output from ProgRom_TB

```
1 rom[0]: 11000537
  rom_tb[0]: 11000537
  Match rom_TB[0] = 11000537
3
  rom[1]: 00a00f13
  rom_tb[1]: 00a00f13
  Match rom_TB[1] = 00a00f13
  rom[2]: 00051783
  rom_tb[2]: 00051783
  Match rom TB[2] = 00051783
  rom[3]: 41e7da33
  rom_tb[3]: 41e7da33
11
12 | Match rom_TB[3] = 41e7da33
  rom[4]: 00fa4633
  rom_tb[4]: 00fa4633
14
15 | Match rom_TB[4] = 00fa4633
  rom[5]: 04c52023
16
  rom tb[5]: 04c52023
17
  Match rom_TB[5] = 04c52023
19
  rom[6]: ff1ff06f
  rom_tb[6]: ff1ff06f
20
  Match rom_TB[6] = ff1ff06f
  OVERALL PASS
```



Figure 1: ProgRom_TB Output Waveform

4 Conclusion

The ProgRom module was able to be tested and verified to be working correctly. The assembly instructions from the otter_memory.mem file were able to be reverse-engineered and then verified by recompiling the assembly instructions and comparing the machine code instructions. All code for this assignment can be found here.