

# CPE 233 Hardware Assignment 6

Assembling the MCU

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

# **Table of Contents**

1	Project Description	3	3
	<b>1.1</b> Control Unit Decoder	3	3
	<b>1.2</b> Control Unit FSM	3	3
	<b>1.3</b> OTTER MCU	3	3
2	Structural Design	4	1
	<b>2.1</b> OTTER MCU	2	1
3	Synthesis Warnings	4	1
	<b>3.1</b> MCU Synthesis Warnings	2	1
4	Verification	5	5
5	Source Code	6	5
	<b>5.1</b> Branch Address Generator Source Code	6	5
4	Conclusion	11	1

# **1 Project Description**

In this project the central component of a functional microcontroller (MCU) is constructed by integrating various OTTER modules developed in previous assignments. While the resulting MCU will not represent the complete OTTER system, it will serve as a foundational unit for future expansions. This assignment will build the foundation for the rest of the hardware assignments as the OTTER starts to take shape and we can begin to implement it on the Basys3 board.

## 1.1 Control Unit Decoder

The Control Unit Decoder is a combinational logic component responsible for generating control signals based on the current instruction. Unlike the Control Unit FSM, the signals generated by the decoder are less time-sensitive, allowing for a simpler, combinational design. The decoder takes the instruction opcode as input and outputs control signals to various components of the MCU, such as the ALU, registers, and memory units. The primary function of the decoder is to interpret the instruction and set the appropriate control signals to execute the operation specified by the instruction.

## 1.2 Control Unit FSM

The Control Unit FSM is responsible for controlling the timing-critical aspects of the MCU's operation. It operates in three main states: FETCH, EXEC, and WRITEBACK. The FSM ensures that instructions are fetched, executed, and the results are written back in a controlled manner, particularly for operations involving memory access.

#### 1.3 OTTER MCU

The OTTER MCU is a microcontroller unit composed of various modules, including the Control Unit (with its FSM and Decoder), ALU, registers, and memory units. It is designed to execute a set of instructions, manipulating data and performing operations as specified by the program.

# 2 Structural Design

## 2.1 OTTER MCU




Figure 1: OTTER MCU Eleborated Design

# 3 Synthesis Warnings

## 3.1 MCU Synthesis Warnings

- - > (Isynth 8-3848) Net csr\_rd in module/entity MCU does not have driver. [MCU.sv:33] (2 more like this)
  - > (i) [Synth 8-7129] Port INTR in module ControlUnitFSM is either unconnected or has no load (20 more like this)
    - (I) [Synth 8-7080] Parallel synthesis criteria is not met
  - > (i) [Synth 8-3332] Sequential element (i\_0) is unused and will be removed from module MCU. (36 more like this)

Figure 2: Synthesis Warnings for MCU

The warnings referenced in Figure 2 are not important as there is hardware that will still need to be implemented in future assignments. This means there are various wires that do not have a driver or that do not lead to a defined location. This is fine and in this case does not prevent the design from working. Vivado is simply letting you know that these lines will not be implemented in to the design at this point.

# 4 Verification




Figure 3: OTTER MCU Verification




Figure 4: OTTER MCU RARS Simulation

Looking at the simulation we have the outputs that we would expect referencing figure 4 you can compare the hex values for the registers and see that they all match up. They registers have an undefined value before they are written to which is expected. Also There is a longer INIT state because of the reset command in the beginning of the file.

# **5 Source Code**

## **5.1 Branch Address Generator Source Code**

#### **Listing 1: Control Unit FSM**

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
  // Create Date: 02/21/2024 03:42:56 PM
  // Module Name: ControlUnitFSM
  // Project Name: Risc-V MCU
  // Target Devices: Basys3
  // Description: Control Unit FSM for the Risc-V MCU
  //
11
  // Revision:
12
  // Revision 0.01 - File Created
  //
14
  15
16
17
  module ControlUnitFSM(
18
      // Inputs
19
                                              // Clock
// Reset
      input CLK,
20
21
      input RST,
                                              // Interrupt
      input INTR,
22
                                              // Opcode
23
      input [6:0] opcode,
      input [2:0] funct3,
                                              // Function 3
24
25
26
      // Outputs
27
      output logic PC_WE,
                                             // Program Counter Write Enable
      output logic RF_WE,
                                              // Register File Write Enable
28
                                             // Memory Write Enable 2
29
      output logic memWE2,
      output logic memRDEN1,
output logic memeRDEN2,
                                             // Memory Read Enable 1
// Memory Read Enable 2
30
31
      output logic reset,
32
                                             // Control and Status Register Write Enable
// Interrupt
      output logic csr_WE,
33
      output logic int_taken,
34
      output logic mret_exec
                                              // MRET Execution
35
36
  );
37
      // Define the state type
      typedef enum { ST_INIT, ST_FETCH, ST_EXEC } state_type;
38
39
40
      // Define state and next state
      state_type state, next_state;
41
42
      // Transition State
43
      always_ff @(posedge CLK) begin
44
45
          if (RST) begin
              state <= ST_INIT;</pre>
46
          end else begin
47
48
              state <= next_state;</pre>
          end
49
50
      end
51
52
53
      // Define the state logic
      always_comb begin
54
          // Initialize all the outputs to zeros
55
          PC_WE = 1'b0;
56
          RF WE = 1'b0;
57
          memWE2 = 1'b0;
58
          memRDEN1 = 1'b0;
59
          memeRDEN2 = 1'b0;
60
```

```
reset = 1'b0;
61
             csr_WE = 1'b0;
62
             int_taken = 1'b0;
63
64
             mret_exec = 1'b0;
65
             case (state)
66
                  ST_INIT: begin
67
                      reset = 1'b1;
68
                       next_state = ST_FETCH;
69
70
                  ST_FETCH: begin
71
                       memRDEN1 = 1'b1;
72
                      next_state = ST_EXEC;
73
                  end
74
                  ST_EXEC: begin
75
                      case (opcode)
// R-Type Instruction
76
77
78
                       7'b0110011: begin
                           PC_WE = 1'b1;
RF_WE = 1'b1;
79
80
                           next_state = ST_FETCH;
81
                       end
82
83
                       // I-Type Instruction
                       7'b0010011: begin
84
85
                           PC_WE = 1'b1;
86
                           RF_WE = 1'b1;
                           next_state = ST_FETCH;
87
                      end
88
                       // B-Type Instruction 7'b1100011: begin
89
90
91
                           PC_WE = 1'b1;
                           next_state = ST_FETCH;
92
93
                       // U-Type Instruction 7'b0110111: begin
94
95
                           PC_WE = 1'b1;
96
97
                           RF WE = 1'b1;
                           next_state = ST_FETCH;
98
99
                       end
100
                       default: next_state = ST_INIT; // Should never happen
101
102
103
                  default: next_state = ST_INIT; // Should never happen
104
105
             endcase
        end
106
    endmodule
```

#### **Listing 2: Control Unit Decoder**

```
'timescale 1ns / 1ps
   // Company: Cal Poly SLO
3
  // Engineer: Ethan Vosburg
  //
  // Create Date: 02/21/2024 03:47:15 PM
  // Module Name: ControlUnitDecoder
  // Project Name: Otter MCU
   // Target Devices: Basys3
10 // Description: Control Unit Decoder for controlling the ALU
11 //
  // Revision:
12
  // Revision 0.01 - File Created
13
  //
14
  16
17
18
  module ControlUnitDecoder(
       // Inputs
19
20
       input br_eq,
                                                 // Branch Equal
       input br_lt,
input br_ltu,
                                                // Branch Less Than
// Branch Less Than Unsigned
21
22
       input [6:0] funct7,
                                                // Function 7
23
                                                // Opcode
// Function 3
       input [6:0] opcode,
input [2:0] funct3,
24
25
26
       // Outputs
27
       output logic [3:0] ALU_FUN,
                                                // ALU Function
28
                                                // Source A Select
       output logic [1:0] srcA_SEL,
29
                                                // Source B Select
// Program Counter Select
       output logic [2:0] srcB_SEL,
30
       output logic [2:0] PC_SEL,
output logic [1:0] RF_SEL
31
                                                // Register File Select
32
33
       );
34
       always_comb begin
35
36
           // Initialize all the outputs to zeros
37
           ALU_FUN = 4'b0000;
           srcA SEL = 2'b0;
38
39
           srcB SEL = 3'b0;
           PC \overline{SEL} = 3'b0;
40
           RF\_SEL = 2'b00;
41
42
           case (opcode)
43
           // R-Type Instruction
44
           7'b0110011: begin
45
               ALU_FUN = \{funct7[5], funct3\};
46
               srcA SEL = 2'b0;
47
               PC_SEL = 3'b0;
48
               RF_SEL = 2'b11;
// Logic for ALU Select B
49
50
               if ({funct7[5], funct3} == 4'b0010) srcB_SEL = 3'b1;
51
52
               if ({funct7[5], funct3} == 4'b0100) srcB_SEL = 3'b0;
53
           // I-Type Instruction
54
           7'b0010011: begin
55
               ALU_FUN = \{1'b0, funct3\};
56
               srcA_SEL = 2'b0;
57
               srcB_SEL = 3'b1;
58
               RF_SEL = 2'b11;
PC_SEL = 3'b0;
59
60
61
           end
62
63
           // B-Type Instruction
           7'b1100011: begin
64
               PC_SEL = 3'b10;
65
66
           // U-Type Instruction
67
           7'b0110111: begin
68
               ALU_FUN = 4'b1001;
69
```

```
srcA_SEL = 2'b1;
PC_SEL = 3'b0;
RF_SEL = 2'b11;
70
71
72
73
                       end
74
                       default:begin
75
                               AUIT: begin

// Should not be used

ALU_FUN = 4'b0000;

srcA_SEL = 2'b0;

srcB_SEL = 3'b0;

PC_SEL = 3'b0;

RF_SEL = 2'b00;
76
77
78
79
80
81
82
                       end
                       endcase
83
84
85
               end
86
87
      endmodule
```

#### Listing 3: Master MCU Linking all Modules Together

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
3
  // Engineer: Ethan Vosburg
  //
5
  // Create Date: 02/21/2024 03:42:56 PM
6
  // Module Name: MCU
  // Project Name: Risc-V MCU
8
  // Target Devices: Basys3
10 // Description: MCU linking all the submodules together
11 //
12
  // Revision:
  // Revision 0.01 - File Created
13
  //
14
  15
16
17
18
  module MCU(
      // Inputs
19
20
      input CLK,
                                          // Clock
                                          // Reset
      input RST,
21
      input INTR,
                                          // Interrupt
22
      input [31:0] IO_BUS_IN,
                                          // IO Bus In
23
24
      // Outputs
25
      output [31:0] IOBUS_OUT,
                                         // IO Bus Out
26
                                          // IO Bus Address
// IO Bus Write/Read Data
      output [31:0] IOBUS_ADDR,
27
28
      output IOBUS_WR
29
30
31
       // Internal Wires
      logic [31:0] pc_mux, pc_count, pc_count_inc, alu_result, rs1, rs2, ir, ir2,
32
33
              rf_mux, utype, itype, stype, jtype, btype, csr_rd, jalr, branch,
              jal,alu_srca_mux, alu_srcb_mux, mtvec, mepc;
34
      logic pc_we, rf_we, memwe2, memrden1, memrden2, reset, csr_we, int_taken,
35
36
              mret_exec;
37
      logic [3:0] alu_fun;
      logic [1:0] alu_srca_mux_select, rf_mux_select;
38
39
      logic [2:0] alu_srcb_mux_select, pc_mux_select;
40
      // Submodules
41
      // Assign statments for single lines
42
      assign IOBUS_OUT = rs2;
assign IOBUS_ADDR = alu_result;
43
44
45
      assign pc_count_inc = pc_count + 4;
46
47
      // Linking all modules together
      ProgramCounter PC(
48
           .PC_RST(RST),
49
50
           .PC_WE(pc_we),
           .PC_DIN(pc_mux),
51
52
           .CLK(CLK)
           .PC_COUNT(pc_count)
53
      );
54
55
56
      ProgramCounterMux PCM(
           .PC_COUNT_INCD(pc_count_inc),
57
           .JALR(jalr),
58
           .BRANCH(branch),
59
60
           .JAL(jal),
           .MTVEC(mtvec),
61
           .MEPC(mepc),
62
63
           .MUX_SELECT(pc_mux_select),
           .PC_MUX_OUT(pc_mux)
64
      );
65
66
      OtterMemory MEM(
67
           .MEM_CLK(CLK),
68
           .MEM_RDEN1(memrden1),
69
```

```
.MEM_RDEN2(memrden2),
70
71
             .MEM_WE2(memwe2),
             .MEM_ADDR1(pc_count[15:2]),
72
73
             .MEM_ADDR2(alu_result),
             .MEM DIN2(rs2),
74
             .MEM_SIZE(ir[13:12]),
75
76
             .MEM_SIGN(ir[14]),
             .IO_IN(IO_BUS_IN),
77
78
             .IO_WR(IOBUS_WR),
79
             .MEM_DOUT1(ir),
             .MEM_DOUT2(ir2)
80
81
82
        RegFile RF(
83
84
             .CLK(CLK),
             .ADR1(ir[19:15]),
85
86
             .ADR2(ir[24:20]),
             .WADR(ir[11:7]),
87
             .ENABLE(rf_we),
88
89
             .WDATA(rf_mux),
90
             .RS1(rs1),
91
             .RS2(rs2)
92
        );
93
94
        ImmdGen IMM(
95
             .instruction(ir),
             .uTypeImmd(utype),
96
97
             .iTypeImmd(itype),
98
             .sTypeImmd(stype),
             .jTypeImmd(jtype),
99
100
             .bTypeImmd(btype)
        );
101
102
        BranchAddressGen BAG(
103
             .programCounter(pc_count),
104
105
             .jTypeImmd(jtype),
             .bTypeImmd(btype),
106
             .iTypeImmd(itype),
107
108
             .sourceReg1(rs1),
             .jal(jal),
109
110
             .branch(branch),
111
             .jalr(jalr)
        );
112
113
        ALU ALU(
114
             .srcA(alu_srca_mux),
115
116
             .srcB(alu_srcb_mux),
             .operation(alu_fun),
117
118
             .result(alu_result)
119
120
        BranchConditionGen BCG(
121
             .sourceReg1(rs1),
122
             .sourceReg2(rs2),
123
124
             .equal(br_eq),
             .isLess(br_lt),
125
126
             .isLessUnsigned(br_ltu)
127
128
        ControlUnitDecoder CUD(
129
130
             .br_eq(br_eq),
             .br_lt(br_lt),
131
132
             .br_ltu(br_ltu)
             .funct7(ir[31:25]),
133
             .opcode(ir[6:0])
134
             .funct3(ir[14:12]),
135
             .ALU_FUN(alu_fun),
136
             .srcA_SEL(alu_srca_mux_select),
137
138
             .srcB_SEL(alu_srcb_mux_select),
             . {\tt PC\_SEL}({\tt pc\_mux\_select}) \, ,
139
```

```
140
             .RF_SEL(rf_mux_select)
        );
141
142
        ControlUnitFSM CUF(
143
             .CLK(CLK),
144
             .RST(RST)
145
             .INTR(INTR)
146
             .opcode(ir[6:0])
147
148
             .funct3(ir[14:12]),
149
             .PC_WE(pc_we),
             .RF_WE(rf_we),
150
             .memWE2(memwe2),
151
             .memRDEN1(memrden1)
152
             .memeRDEN2(memrden2),
153
             .reset(reset),
             .csr WE(csr we)
155
156
             .int_taken(int_taken),
157
             .mret_exec(mret_exec)
        );
158
159
        RegFileMux RFM(
160
             .RF_SEL(rf_mux_select),
161
162
             .PC_COUNT_INC(pc_count_inc),
             .csr_RD(csr_rd),
163
164
             .MemoryDOUT2(ir2)
             .ALU_RESULT(alu_result),
165
             .muxOut(rf_mux)
166
        );
167
168
        ALUsrcAMux ALUsrcAM(
169
170
             .srcA_SEL(alu_srca_mux_select),
             .RS1(rs1),
171
172
             .uTypeImmd(utype),
             .notRS1(~rs1),
173
             .muxOut(alu_srca_mux)
174
        );
175
176
        ALUsrcBMux ALUsrcBM(
177
178
             .srcB_SEL(alu_srcb_mux_select),
             .RS2(rs2),
179
180
             .iTypeImmd(itype),
181
             .sTypeImmd(stype);
             .PC_COUNT(pc_count),
182
183
             .csr_RD(csr_rd),
184
             .muxOut(alu srcb mux)
        );
185
    endmodule
187
```

# **6 Conclusion**

In this project, the MCU was sussesfully constructed and tested with a limited set of code. The ground work for future hardware compnents was made tested to be working. This is the culmination of all the modules that have been made to this point and represents the first time that the compnents have all worked together. From here more moduels can be added to add more funcitonality. All code for this assignment can be found here.