



CAL POLY

CPE 233

Hardware

Assignment 2

Program Counter and Verification

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

January 19, 2024

Table of Contents

1 Project Description	3
2 Structural Design.....	3
2.1 Overall Elaborated Design	3
2.2 Program Counter Multiplexer Elaborated Design	3
2.3 Program Counter Main Hardware Elaborated Design	4
3 Synthesis Warnings Listing.....	4
4 Verification	4
4.1 Testbench Coverage.....	4
4.2 Testbench Code	5
4.3 Testbench Output.....	10
5 Source Code	12
5.1 Program Counter	12
5.2 Program Counter Multiplexer.....	13
5.3 Program Counter Environment	14
6 Conclusion.....	15

1 Project Description

In this project, a program counter for the Otter processor was created. The program counter is a register that holds the address of the next instruction to be executed. The program counter is incremented by 4 every clock cycle. The program counter is also able to be reset to 0. The program counter was then tested using a testbench. The testbench went through several test cases to verify that the program counter and the mux associated with it work properly. The testbench was able to be run and passed all of the test cases.

2 Structural Design

2.1 Overall Elaborated Design




Figure 1: Program Counter Elaborated Design

2.2 Program Counter Multiplexer Elaborated Design




Figure 2: Program Counter Multiplexer Elaborated Design

2.3 Program Counter Main Hardware Elaborated Design




Figure 3: Program Counter Main Hardware Elaborated Design

3 Synthesis Warnings Listing



Figure 4: Synthesis Warnings

4 Verification

4.1 Testbench Coverage

When testing this design, there were several test cases that were used to verify that the design was working properly. The test cases are listed below.

1. **ReadMux Test:** This test checks that the mux can read all Inputs properly. The testbench sets the different inputs of the mux to 10 times the select value and then checks that the output is equal to the select value.
2. **MaxMux Test:** This test checks that when the maximum 32-bit value of the program counter is reached, the failure is predictable and expected.
3. **MinMux Test:** This test checks that when the minimum 32-bit value is loaded into all of the inputs, only valid next addresses are outputted.

4. **Reset Test:** This test checks that the reset is working properly. The testbench sets the reset to 1 and then checks that the output of the program counter is 0.
5. **RandNum Test:** This test checks that when random numbers are inputted into the program counter, the output is predictable and expected.
6. **WriteEnable Test:** This test checks that the write enable is working properly. When the write enable is set to 0, the program counter should not change. When the write enable is set to 1, the program counter should increment by 4.

4.2 Testbench Code

Listing 1: Verilog Testbench for Program Counter

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 07:17:25 PM
7  // Module Name: ProgramCounterEnv_TB
8  // Project Name: ProgramCounter
9  // Target Devices: Basys3
10 // Description: Test the program counter and multiplexer together.
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17 module ProgramCounterEnv_TB();
18     // Inputs
19     logic ENV_RST_TB;
20     logic ENV_WE_TB;
21     logic [31:0] ENV_JALR_TB;
22     logic [31:0] ENV_BRANCH_TB;
23     logic [31:0] ENV_JAL_TB;
24     logic [31:0] ENV_MTVEC_TB;
25     logic [31:0] ENV_MEPC_TB;
26     logic [31:0] ENV_MUX_SELECT_TB;
27     logic ENV_CLK_TB;
28
29     // Outputs
30     logic [31:0] ENV_PC_COUNT_TB;
31     logic [31:0] ENV_PC_COUNT_INC_TB; //4
32
33     // Logic
34     logic pass; // 1 = pass, 0 = fail
35
36     // Instantiate the Program Counter
37     ProgramCounterEnv PC(
38         .ENV_RST(ENV_RST_TB),
39         .ENV_WE(ENV_WE_TB),
40         .ENV_JALR(ENV_JALR_TB),
41         .ENV_BRANCH(ENV_BRANCH_TB),
42         .ENV_JAL(ENV_JAL_TB),
43         .ENV_MTVEC(ENV_MTVEC_TB),
44         .ENV_MEPC(ENV_MEPC_TB),
45         .ENV_MUX_SELECT(ENV_MUX_SELECT_TB),
46         .ENV_CLK(ENV_CLK_TB),
47         .ENV_PC_COUNT(ENV_PC_COUNT_TB),
48         .ENV_PC_COUNT_INC(ENV_PC_COUNT_INC_TB)
49     );
50
51     initial begin
```

```

52 // Initialize Logic
53 ENV_CLK_TB = 0; // Instantiate clock with 0
54 pass = 1; // Assume pass until fail
55
56 // Run Tests
57 setup(); // Initialize all inputs with values
58 reset(); // Reset the test
59 ReadMux(); // Verify Mux works properly by reading all inputs
60 reset(); // Reset the test
61 MaxMux(); // Verify Mux works properly with 32'hffff_ffff values
62 reset(); // Reset the test
63 MinMux(); // Verify Mux works properly with 32'h0000_0000 values
64 reset(); // Reset the test
65 ResetTest(); // Verify reset case works on the program counter
66 reset(); // Reset the test
67 RandNum(); // Verify Mux works properly with random values
68 reset(); // Reset the test
69 WriteEnable(); // Verify program counter works properly with write enable
70 if (pass == 1) $display("All Tests Passed");
71 $finish; // Finish the test
72
73
74
75 end
76
77 // Setup all inputs with normal values
78 task setup();
79 ENV_RST_TB = 0;
80 ENV_WE_TB = 1;
81 #10
82 ENV_RST_TB = 0;
83 ENV_JALR_TB = 0;
84 ENV_BRANCH_TB = 0;
85 ENV_JAL_TB = 0;
86 ENV_MTVEC_TB = 0;
87 ENV_MEPC_TB = 0;
88 ENV_MUX_SELECT_TB = 0;
89 $display("Setup Complete");
90 endtask // setup
91
92 // Read all inputs to verify mux works properly
93 task ReadMux();
94 // Load the program counter with the select value multiplied by 10
95 ENV_JALR_TB = 32'h0000_0010;
96 ENV_MUX_SELECT_TB = 1;
97 #10
98 // Verify the random number was loaded into the program counter and that the
99 // program counter incremented output was incremented by 4
100 if (ENV_PC_COUNT_INC_TB != 32'h0000_0014 || ENV_PC_COUNT_TB != 32'h0000_0010) begin
101     $display("JALR Read Failed");
102     pass = 0;
103 end
104
105 // Repeat for all inputs
106 ENV_BRANCH_TB = 32'h0000_0020;
107 ENV_MUX_SELECT_TB = 2;
108 #10
109 if (ENV_PC_COUNT_INC_TB != 32'h0000_0024 || ENV_PC_COUNT_TB != 32'h0000_0020) begin
110     $display("BRANCH Read Failed");
111     pass = 0;
112 end
113
114 ENV_JAL_TB = 32'h0000_0030;
115 ENV_MUX_SELECT_TB = 3;
116 #10
117 if (ENV_PC_COUNT_INC_TB != 32'h0000_0034 || ENV_PC_COUNT_TB != 32'h0000_0030) begin
118     $display("JAL Read Failed");
119     pass = 0;
120 end
121

```

```

122     ENV_MTVEC_TB = 32'h0000_0040;
123     ENV_MUX_SELECT_TB = 4;
124     #10
125     if (ENV_PC_COUNT_INC_TB != 32'h0000_0044 || ENV_PC_COUNT_TB != 32'h0000_0040) begin
126         $display("MTVEC Read Failed");
127         pass = 0;
128     end
129
130     ENV_MEPC_TB = 32'h0000_0050;
131     ENV_MUX_SELECT_TB = 5;
132     #10
133     if (ENV_PC_COUNT_INC_TB != 32'h0000_0054 || ENV_PC_COUNT_TB != 32'h0000_0050) begin
134         $display("MEPC Read Failed");
135         pass = 0;
136     end
137
138     // Determine if the test passed or failed
139     if (pass == 1) begin
140         $display("ReadMux Test Passed");
141     end else begin
142         $display("ReadMux Test Failed");
143     end
144
145 endtask // ReadMux
146
147
148 // Verify the program counter works properly with 32'hffff_ffff values
149 task MaxMux();
150     // Load the program counter with the max 32bit value
151     ENV_JALR_TB = 32'hffff_ffff;
152     ENV_MUX_SELECT_TB = 1;
153     #10
154     // Verify the program counter incremented outputs are correct meaning they are
155     // carryed over properly but the address is now incorrect
156     if (ENV_PC_COUNT_INC_TB != 32'h0000_0003 || ENV_PC_COUNT_TB != 32'hffff_ffff) begin
157         $display("JALR Max Read Failed");
158         pass = 0;
159     end
160
161     // Repeat for all inputs
162     ENV_BRANCH_TB = 32'hffff_ffff;
163     ENV_MUX_SELECT_TB = 2;
164     #10
165     if (ENV_PC_COUNT_INC_TB != 32'h0000_0003 || ENV_PC_COUNT_TB != 32'hffff_ffff) begin
166         $display("BRANCH Max Read Failed");
167         pass = 0;
168     end
169
170     ENV_JAL_TB = 32'hffff_ffff;
171     ENV_MUX_SELECT_TB = 3;
172     #10
173     if (ENV_PC_COUNT_INC_TB != 32'h0000_0003 || ENV_PC_COUNT_TB != 32'hffff_ffff) begin
174         $display("JAL Max Read Failed");
175         pass = 0;
176     end
177
178     ENV_MTVEC_TB = 32'hffff_ffff;
179     ENV_MUX_SELECT_TB = 4;
180     #10
181     if (ENV_PC_COUNT_INC_TB != 32'h0000_0003 || ENV_PC_COUNT_TB != 32'hffff_ffff) begin
182         $display("MTVEC Max Read Failed");
183         pass = 0;
184     end
185
186     ENV_MEPC_TB = 32'hffff_ffff;
187     ENV_MUX_SELECT_TB = 5;
188     #10
189     if (ENV_PC_COUNT_INC_TB != 32'h0000_0003 || ENV_PC_COUNT_TB != 32'hffff_ffff) begin
190         $display("MEPC Max Read Failed");
191         pass = 0;

```

```

192     end
193
194     // Determine if the test passed or failed
195     if (pass == 1) begin
196         $display("MaxMux Test Passed");
197     end else begin
198         $display("MaxMux Test Failed");
199     end
200 endtask // maxMux
201
202
203 // Verify the program counter works properly with 32'h0000_0000 values
204 task MinMux();
205     // Load the program counter with the min 32bit value
206     ENV_JALR_TB = 32'h0000_0000;
207     ENV_MUX_SELECT_TB = 1;
208     #10
209     // Verify the program counter incremented outputs are correct and should lead to
210     // another valid address
211     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
212         $display("JALR Min Read Failed");
213         pass = 0;
214     end
215
216     // Repeat for all inputs
217     ENV_BRANCH_TB = 32'h0000_0000;
218     ENV_MUX_SELECT_TB = 2;
219     #10
220     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
221         $display("BRANCH Min Read Failed");
222         pass = 0;
223     end
224
225     ENV_JAL_TB = 32'h0000_0000;
226     ENV_MUX_SELECT_TB = 3;
227     #10
228     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
229         $display("JAL Min Read Failed");
230         pass = 0;
231     end
232
233     ENV_MTVEC_TB = 32'h0000_0000;
234     ENV_MUX_SELECT_TB = 4;
235     #10
236     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
237         $display("MTVEC Min Read Failed");
238         pass = 0;
239     end
240
241     ENV_MEPC_TB = 32'h0000_0000;
242     ENV_MUX_SELECT_TB = 5;
243     #10
244     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
245         $display("MEPC Min Read Failed");
246         pass = 0;
247     end
248
249     // Determine if the test passed or failed
250     if (pass == 1) begin
251         $display("MinMux Test Passed");
252     end else begin
253         $display("MinMux Test Failed");
254     end
255 endtask // MinMux
256
257
258 // Verify the program counter works properly with reset
259 task ResetTest();
260     // Send a reset signal
261

```



```
262     ENV_RST_TB = 1;
263     #10
264     ENV_RST_TB = 0;
265
266     // Verify the program counter was reset to 0
267     if (ENV_PC_COUNT_INC_TB != 32'h0000_0004 || ENV_PC_COUNT_TB != 32'h0000_0000) begin
268         $display("Reset Test Failed");
269         pass = 0;
270     end
271
272     // Determine if the test passed or failed
273     if (pass == 1) begin
274         $display("Reset Test Passed");
275     end else begin
276         $display("Reset Test Failed");
277     end
278
279 endtask // ResetTest
280
281 task RandNum();
282     // Load a random number into the program counter
283     int rand_num;
284     rand_num = $random;
285     ENV_JALR_TB = rand_num;
286     ENV_MUX_SELECT_TB = 1;
287     #10
288     // Verify the random number was loaded into the program counter
289     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
290         $display("JALR Rand Read Failed");
291         pass = 0;
292     end
293
294     // Repeat for all inputs
295     rand_num = $random;
296     ENV_BRANCH_TB = rand_num;
297     ENV_MUX_SELECT_TB = 2;
298     #10
299     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
300         $display("BRANCH Rand Read Failed");
301         pass = 0;
302     end
303
304     rand_num = $random;
305     ENV_JAL_TB = rand_num;
306     ENV_MUX_SELECT_TB = 3;
307     #10
308     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
309         $display("JAL Rand Read Failed");
310         pass = 0;
311     end
312
313     rand_num = $random;
314     ENV_MTVEC_TB = rand_num;
315     ENV_MUX_SELECT_TB = 4;
316     #10
317     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
318         $display("MTVEC Rand Read Failed");
319         pass = 0;
320     end
321
322     rand_num = $random;
323     ENV_MEPC_TB = rand_num;
324     ENV_MUX_SELECT_TB = 5;
325     #10
326     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
327         $display("MEPC Rand Read Failed");
328         pass = 0;
329     end
330
331     if (pass == 1) begin
```

```

332         $display("RandNum Test Passed");
333     end else begin
334         $display("RandNum Test Failed");
335     end
336 endtask // RandNum
337
338 task WriteEnable();
339     // Load a random number into the program counter
340     int rand_num;
341     rand_num = $random;
342     ENV_JALR_TB = rand_num; // Load the random number into the JALR
343     ENV_MUX_SELECT_TB = 1;
344     ENV_WE_TB = 1;          // Enable the write
345     #10
346     // Verify the random number was loaded into the program counter
347     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
348         $display("JALR Write Failed");
349         pass = 0;
350     end
351
352     ENV_WE_TB = 0;          // Disable the write
353     ENV_JALR_TB = 0;        // Reset the JALR
354     #10
355     // Verify the 0 was not loaded into the program counter
356     if (ENV_PC_COUNT_INC_TB != rand_num + 4 || ENV_PC_COUNT_TB != rand_num) begin
357         $display("JALR Write Disable Failed");
358         pass = 0;
359     end
360
361     if (pass == 1) begin
362         $display("WriteEnable Test Passed");
363     end else begin
364         $display("WriteEnable Test Failed");
365     end
366 endtask // WriteEnable
367
368 // Reset the test
369 task reset();
370     ENV_RST_TB = 1;
371     #10
372     ENV_RST_TB = 0;
373 endtask // reset
374
375 // Toggle Clock
376 always #5 ENV_CLK_TB = ~ENV_CLK_TB;
377
378 endmodule
379

```

4.3 Testbench Output

Here is the output from the console after running this testbench.

Listing 2: TCL Output from ProgramCounterEnv_TB

```

1  Setup Complete
2  ReadMux Test Passed
3  MaxMux Test Passed
4  MinMux Test Passed
5  Reset Test Passed
6  RandNum Test Passed
7  WriteEnable Test Passed
8  All Tests Passed
9  $finish called at time : 300 ns

```

Running this testbench results in this simulation waveform.




Figure 5: Program Counter Simulation 0ns - 130ns




Figure 6: Program Counter Simulation 130ns - 250ns




Figure 7: Program Counter Simulation 180ns - 300ns

5 Source Code

5.1 Program Counter

Listing 3: Verilog Code for Program Counter

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 03:52:57 PM
7  // Module Name: ProgramCounter
8  // Project Name: Program Counter
9  // Target Devices: Basys3
10 // Description: Take in a 32 bit value and store it in a register while
11 //               incrementing it by 4.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 ///////////////////////////////////////////////////////////////////
17
18
19 module ProgramCounter(
20     // Inputs
21     input PC_RST,                // Reset
22     input PC_WE,                // Write Enable
23     input [31:0] PC_DIN,        // Data In
24     input CLK,                 // Clock
25
26     // Outputs
27     output logic [31:0] PC_COUNT, // Data Out
28     output logic [31:0] PC_COUNT_INC // Data Out Incremented by 4
29 );
30
31 always_ff @( posedge CLK ) begin
32     if (PC_RST) begin
33         PC_COUNT <= 32'h0000_0000; // Reset the Program Counter to 0
34         PC_COUNT_INC <= 32'h0000_0004; // Reset the Program Counter to 4
35     end else if (PC_WE) begin
36         PC_COUNT <= PC_DIN; // Write the Data In to the Program Counter
37         PC_COUNT_INC <= PC_DIN + 4; // Write the Data In to the Program Counter and increment by
38                                     4
39     end
40     else
41         PC_COUNT <= PC_COUNT; // Do nothing and keep the Program Counter the same
42 end
43 endmodule
```

5.2 Program Counter Multiplexer

Listing 4: Verilog Code for Program Counter

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 03:52:57 PM
7  // Module Name: ProgramCounterMux
8  // Project Name: Program Counter
9  // Target Devices: Basys3
10 // Description: Determine which signal to use to drive the program counter taking
11 //              in multiple signals and outputting one.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 //////////////////////////////////////////////////
17
18 module ProgramCounterMux(
19     // Inputs
20     input [31:0] PC_COUNT_INCD,    // Program Counter Incremented by 4
21     input [31:0] JALR,             // Jump and Link Register
22     input [31:0] BRANCH,          // Branch jump
23     input [31:0] JAL,             // Jump and Link
24     input [31:0] MTVEC,           // Machine Trap Vector
25     input [31:0] MEPC,            // Machine Exception Program Counter
26     input [2:0] MUX_SELECT,       // Select which signal to output
27
28     // Outputs
29     output logic [31:0] PC_MUX_OUT
30 );
31
32 // Begin Multiplexer Code Block
33 always_comb begin
34     case (MUX_SELECT)
35         0: PC_MUX_OUT = PC_COUNT_INCD;
36         1: PC_MUX_OUT = JALR;
37         2: PC_MUX_OUT = BRANCH;
38         3: PC_MUX_OUT = JAL;
39         4: PC_MUX_OUT = MTVEC;
40         5: PC_MUX_OUT = MEPC;
41         6: PC_MUX_OUT = PC_COUNT_INCD;    // Default to PC_COUNT_INCD
42         7: PC_MUX_OUT = PC_COUNT_INCD;    // Default to PC_COUNT_INCD
43         default: PC_MUX_OUT = PC_COUNT_INCD; // Default to PC_COUNT_INCD
44     endcase
45 end
46
47 endmodule

```

5.3 Program Counter Environment

Listing 5: Verilog Code for Program Counter

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 01/19/2024 03:52:57 PM
7  // Module Name: ProgramCounterEnv
8  // Project Name: Program Counter
9  // Target Devices: Basys3
10 // Description: Testing environment for the program counter allowing for the
11 //              multiplexer and program counter to be tested together.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 //////////////////////////////////////////////////
17
18 module ProgramCounterEnv(
19     // Inputs
20     input ENV_RST,                // Reset
21     input ENV_WE,                // Write Enable
22     input [31:0] ENV_JALR,       // Jump and Link Register
23     input [31:0] ENV_BRANCH,    // Branch jump
24     input [31:0] ENV_JAL,       // Jump and Link
25     input [31:0] ENV_MTVEC,     // Machine Trap Vector
26     input [31:0] ENV_MEPC,      // Machine Exception Program Counter
27     input [2:0] ENV_MUX_SELECT, // Select which signal to output
28     input ENV_CLK,             // Clock
29
30     // Outputs
31     output logic [31:0] ENV_PC_COUNT, // Data Out
32     output logic [31:0] ENV_PC_COUNT_INC // Data Out Incremented by 4
33 );
34 // Logic
35 logic [31:0] mux_pc; // Multiplexer connection to PC
36
37 // Instantiate the Program Counter
38 ProgramCounter PC(
39     .PC_RST(ENV_RST),
40     .PC_WE(ENV_WE),
41     .PC_DIN(mux_pc),
42     .CLK(ENV_CLK),
43     .PC_COUNT(ENV_PC_COUNT),
44     .PC_COUNT_INC(ENV_PC_COUNT_INC)
45 );
46
47 // Instantiate the Program Counter Multiplexer
48 ProgramCounterMux PC_MUX(
49     .PC_COUNT_INCD(ENV_PC_COUNT_INC),
50     .JALR(ENV_JALR),
51     .BRANCH(ENV_BRANCH),
52     .JAL(ENV_JAL),
53     .MTVEC(ENV_MTVEC),
54     .MEPC(ENV_MEPC),
55     .MUX_SELECT(ENV_MUX_SELECT),
56     .PC_MUX_OUT(mux_pc)
57 );
58
59 endmodule

```

6 Conclusion

The program counter is a very important module and will be used heavily in the Otter processor. This counter keeps track of which line of machine code to feed the rest of the processor and it makes allows branching and many other capabilities. In this project, a program counter was created and tested using a testbench. The testbench was able to verify that the program counter and the mux associated with it worked properly and passed all of the test cases. All code for this assignment can be found [here](#).