



CAL POLY

CPE 233

Hardware

Assignment 5

Branch Condition Generator and Branch Address Generator

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

February 9, 2024

Table of Contents

1 Project Description

In this project, the branching hardware for the Otter CPU was made. The branch condition generator was created to check the condition given two different source registers. This then resulted in an output of whether or not the values were equal, less than, or less than unsigned. The branch address generator was created to decide where to branch when a branch condition is met. In other words, this unit would modify the program counter given the program counter, j type immediate, b type immediate, i type immediate, and the source register 1. These modules were then formally tested using the SymbiYosys suite and proved to be functional.

2 Structural Design

2.1 Arithmetic Logic Unit Elaborated Design




Figure 1: Arithmetic Logic Unit Elaborated Design

2.2 Immediate Generator Elaborated Design




Figure 2: Immediate Generator Elaborated Design

2.3 Otter Memory Module Signal Table

3 Synthesis Warnings

3.1 Arithmetic Logic Unit Synthesis Warnings




Figure 3: Arithmetic Logic Unit Synthesis Warnings

3.2 Immediate Generator Synthesis Warnings




Figure 4: Immediate Generator Synthesis Warnings

The three warning messages that came up in figure ?? are not concerning. Warning Synth 8-3917 references a constant driving the output of the module. This is expected because we are padding the immediate values with zeros which are constants. Warning Synth 8-7129 is also not a concern as to maintain the same terminology as the RiscV specification for the immediate values, the first 7 bits of the input to the immediate generator are not used. Warning Synth 8-3330 is also not a concern since this module is simply parsing an immediate value and is not performing logic. Finally, warning Synth 7080 is not a concern as we are not performing parallel synthesis.

4 Verification

4.1 Arithmetic Logic Unit Testbench Coverage

The testbench for the ALU was designed to test many of the edge cases of the ALU as well as make sure that every operation was tested in a way where all of the bits in and out were either 1 or 0 for at least one operation. The testbench was able to verify that the ALU worked properly and passed all of the test cases.

4.2 Immediate Generator Testbench Coverage

1. **U Type** For testing the U Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
2. **I Type** For testing the I Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
3. **S Type** For testing the S Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
4. **S Type** For testing the S Type immediately, several values were tested as well as

changing the sign extension of some values to make sure the sign extension was working properly.

5. **B Type** For the B Type immediate, a similar approach was taken as with the S Type where the sign extension was tested as well as several values.

4.3 Arithmetic Logic Unit Testbench Code

Listing 1: System Verilog Testbench Code for Arithmetic Logic Unit

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/02/2024 08:04:37 PM
7  // Module Name: ALU_TB
8  // Project Name: Arithmetic Logic Unit
9  // Target Devices: Basys 3
10 // Description: This is a test bench for the ALU module
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17
18 module ALU_TB();
19     // Inputs
20     logic [31:0] srcA_TB;           // 32-bit input A
21     logic [31:0] srcB_TB;           // 32-bit input B
22     logic [3:0] operation_TB;       // 5-bit function code
23
24     // Outputs
25     logic [31:0] result_TB;         // 32-bit result
26
27     // Testing Array
28     const int testArraySize = 99;
29     logic [31:0] testArray [0:98];
30
31     // Instantiate the Unit Under Test (UUT)
32     ALU uut (
33         .srcA(srcA_TB),
34         .srcB(srcB_TB),
35         .operation(operation_TB),
36         .result(result_TB)
37     );
38
39     initial begin
40         // Read in mem file with test cases
41         string filename = "aluVerification.mem";
42         $readmemh(filename, testArray);
43
44         // Iterate through test cases
45         for (int i = 0; i < testArraySize; i +=3) begin
46             // Set test parameters iterating in chunks of 3
47             operation_TB = testArray[i][3:0]; // 4-bit function code is first line
48             srcA_TB = testArray[i+1];         // srcA is second line
49             srcB_TB = testArray[i+2];         // srcB is third line
50             #10 // Allow signals to propagate
51
52             // Display values for debugging and verification
53             // Debugging scheme 1
54             $display("srcA_TB: %h", srcA_TB);
55             $display("srcB_TB: %h", srcB_TB);

```

```
56      // $display("operation_TB: %h", operation_TB);
57      // $display("result_TB: %h", result_TB);
58
59      // Debugging scheme 2
60      $display("srcA: %h | srcB: %h | operation: %h | result: %h", srcA_TB, srcB_TB,
61              operation_TB, result_TB);
62
63      // Debugging scheme 3
64      // $display("%h", result_TB);
65
66      end
67
68      $finish;
69      end
70  endmodule
```

Listing 2: System Verilog Arithmetic Logic Unit Test Case File

```
1 00000000
2 A50F96C3
3 5AF0693C
4 00000000
5 84105F21
6 7B105FDE
7 00000000
8 FFFFFFFF
9 00000001
10 00000008
11 00000000
12 00000001
13 00000008
14 AA806355
15 550162AA
16 00000008
17 550162AA
18 AA806355
19 00000007
20 A55A00FF
21 5A5AFFFF
22 00000007
23 C3C3F966
24 FF669F5A
25 00000006
26 9A9AC300
27 65A3CC0F
28 00000006
29 C3C3F966
30 FF669F5A
31 00000004
32 AA5500FF
33 5AA50FF0
34 00000004
35 A5A56C6C
36 FF00C6FF
37 00000005
38 805A6CF3
39 00000010
40 00000005
41 705A6CF3
42 00000005
43 00000005
44 805A6CF3
45 00000000
46 00000005
47 805A6CF3
48 00000100
49 00000001
50 805A6CF3
51 00000010
52 00000001
53 805A6CF3
54 00000005
55 00000001
56 805A6CF3
57 00000100
58 0000000d
59 805A6CF3
60 00000010
61 0000000d
62 705A6CF3
63 00000005
64 0000000d
65 805A6CF3
66 00000000
67 0000000d
68 805A6CF3
69 00000100
```



```
70 | 00000002
71 | 7FFFFFFF
72 | 80000000
73 | 00000002
74 | 80000000
75 | 00000001
76 | 00000002
77 | 00000000
78 | 00000000
79 | 00000002
80 | 55555555
81 | 55555555
82 | 00000003
83 | 7FFFFFFF
84 | 80000000
85 | 00000003
86 | 80000000
87 | 00000001
88 | 00000003
89 | 00000000
90 | 00000000
91 | 00000003
92 | 55AA55AA
93 | 55AA55AA
94 | 00000009
95 | 01234567
96 | 76543210
97 | 00000009
98 | FEDCBA98
99 | 89ABCDEF
```

4.4 Immediate Generator Testbench Code

Listing 3: System Verilog Immediate Generator Testbench

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/02/2024 05:45:57 PM
7  // Module Name: ImmdGen_TB
8  // Project Name: Immediate Generator Test Bench
9  // Target Devices: Basys 3
10 // Description: This is the test bench for the immediate generator module
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17
18 module ImmdGen_TB();
19     // Inputs
20     logic [31:0] instruction_TB; // 32-bit instruction
21
22     // Outputs
23     logic [31:0] uTypeImmd_TB; // U type immediate
24     logic [31:0] iTypeImmd_TB; // I type immediate
25     logic [31:0] sTypeImmd_TB; // S type immediate
26     logic [31:0] jTypeImmd_TB; // J type immediate
27     logic [31:0] bTypeImmd_TB; // B type immediate
28
29     // Testing Logic
30     logic pass = 1; // 1 = pass, 0 = fail
31     string testType; // u, i, s, j, b
32
33     // Testing Array
34     const int testArraySize = 20; // Set to number of test cases
35     logic [31:0] testArray [0:19];
36
37
38
39     // Instantiate the Unit Under Test (UUT)
40     ImmdGen uut (
41         .instruction(instruction_TB),
42         .uTypeImmd(uTypeImmd_TB),
43         .iTypeImmd(iTypeImmd_TB),
44         .sTypeImmd(sTypeImmd_TB),
45         .jTypeImmd(jTypeImmd_TB),
46         .bTypeImmd(bTypeImmd_TB)
47     );
48
49     initial begin
50         // Read in mem file with test cases
51         $readmemb("ImmdGenVerification.mem", testArray);
52
53         // Iterate through test cases
54         for (int i = 0; i < testArraySize; i++) begin
55             case(i)
56                 0: begin
57                     $display ("\nU Type Immediate\n");
58                     testType = "u";
59                 end
60                 4: begin
61                     $display ("\nI Type Immediate\n");
62                     testType = "i";
63                 end
64                 8: begin

```


4.5 Arithmetic Logic Unit Testbench Output

Running this testbench produced the following output in the TCL code console:

Table 2: Flow Chart 1 Test Cases

ALU FUN	ALU_SEL	A	B	Output
ADD	0000	0xA50F96C3	0x5AF0693C	0xffffffff
	0000	0x84105F21	0x7B105FDE	0xff20beff
	0000	0xFFFFFFFF	0x00000001	0x00000000
SUB	1000	0x00000000	0x00000001	0xffffffff
	1000	0xAA806355	0x550162AA	0x557f00ab
	1000	0x550162AA	0xAA806355	0xaa80ff55
AND	0111	0xA55A00FF	0x5A5AFFFF	0x005a00ff
	0111	0xC3C3F966	0xFF669F5A	0xc3429942
OR	0110	0x9A9AC300	0x65A3CC0F	0xffbbcf0f
	0110	0xC3C3F966	0xFF669F5A	0xffe7ff7e
XOR	0100	0xAA5500FF	0x5AA50FF0	0xf0f00f0f
	0100	0xA5A56C6C	0xFF00C6FF	0x5aa5aa93
SRL	0101	0x805A6CF3	0x00000010	0x0000805a
	0101	0x705A6CF3	0x00000005	0x0382d367
	0101	0x805A6CF3	0x00000000	0x805a6cf3
	0101	0x805A6CF3	0x00000100	0x00000000
SLL	0001	0x805A6CF3	0x00000010	0x6cf30000
	0001	0x805A6CF3	0x00000005	0x0b4d9e60
	0001	0x805A6CF3	0x00000100	0x00000000
SRA	1101	0x805A6CF3	0x00000010	0x0000805a
	1101	0x705A6CF3	0x00000005	0x0382d367
	1101	0x805A6CF3	0x00000000	0x805a6cf3
	1101	0x805A6CF3	0x00000100	0x00000000
SLT	0010	0x7FFFFFFF	0x80000000	0x00000000
	0010	0x80000000	0x00000001	0x00000001
	0010	0x00000000	0x00000000	0x00000000
	0010	0x55555555	0x55555555	0x00000000
SLTU	0011	0x7FFFFFFF	0x80000000	0x00000001
	0011	0x80000000	0x00000001	0x00000000
	0011	0x00000000	0x00000000	0x00000000
	0011	0x55AA55AA	0x55AA55AA	0x00000000
LUI COPY	1001	0x01234567	0x76543210	0x01234567
	1001	0xFEDCBA98	0x89ABCDEF	0xfedcba98

4.6 Immediate Generator Testbench Output

Listing 5: Verilog Code for Arithmetic Logic Unit

```
1 U Type Immediate
2
3 Instruction: 000002b7
4 uTypeImmd: 00000000
5 Instruction: aaaaa337
6 uTypeImmd: aaaaa000
7 Instruction: 555553b7
8 uTypeImmd: 55555000
9 Instruction: fffffe37
10 uTypeImmd: fffff000
11
12 I Type Immediate
13
14 Instruction: 0003f293
15 iTypeImmd: 00000000
16 Instruction: 2aa2f313
17 iTypeImmd: 000002aa
18 Instruction: 55537393
19 iTypeImmd: 00000555
20 Instruction: 7ffe7e13
21 iTypeImmd: 000007ff
22
23 S Type Immediate
24
25 Instruction: 00528023
26 sTypeImmd: 00000000
27 Instruction: 2a528523
28 sTypeImmd: 000002aa
29 Instruction: 54528aa3
30 sTypeImmd: 00000555
31 Instruction: 7e528fa3
32 sTypeImmd: 000007ff
33
34 J Type Immediate
35
36 Instruction: fd1ff06f
37 jTypeImmd: ffffffff0
38 Instruction: 7ddff06f
39 jTypeImmd: 000fffdc
40 Instruction: fe9ff06f
41 jTypeImmd: fffffffe8
42 Instruction: ff5ff06f
43 jTypeImmd: ffffffff4
44
45 B Type Immediate
46
47 Instruction: fc73d0e3
48 bTypeImmd: fffffffc0
49 Instruction: 7c73d6e3
50 bTypeImmd: 00000fcc
51 Instruction: fc73dce3
52 bTypeImmd: fffffffd8
53 Instruction: fe73d2e3
54 bTypeImmd: fffffffe4
```

4.7 Simulation Results

Running this testbench produced the following simulation results:




Figure 5: Arithmetic Logic Unit Simulation 0ns - 100ns




Figure 6: Arithmetic Logic Unit Simulation 100ns - 200ns




Figure 7: Arithmetic Logic Unit Simulation 200ns - 300ns




Figure 8: Arithmetic Logic Unit Simulation 300ns - 330ns




Figure 9: Immediate Generator Simulation 0ns - 200ns

5 Source Code

5.1 Arithmetic Logic Unit

Listing 6: Verilog Code for Arithmetic Logic Unit

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/02/2024 11:47:05 AM
7  // Module Name: ImmdGen
8  // Project Name: Arithmetic Logic Unit
9  // Target Devices: Basys 3
10 // Description: This module is used to perform arithmetic on two inputs
11 //
12 // Revision:
13 // Revision 0.01 - File Created
14 //
15 ///////////////////////////////////////////////////////////////////
16
17 module ALU(
18     // Inputs
19     input [31:0] srcA,          // 32-bit input A
20     input [31:0] srcB,          // 32-bit input B
21     input [3:0] operation,      // 5-bit function code
22
23     // Outputs
24     output logic [31:0] result // 32-bit result
25 );
26
27 always_comb begin
28     case (operation)
29         4'b0000: result = srcA + srcB;          // ADD: Add
30         4'b1000: result = srcA - srcB;          // SUB: Subtract
31         4'b0110: result = srcA | srcB;          // OR: or the two inputs
32         4'b0111: result = srcA & srcB;          // AND: and the two inputs
33         4'b0100: result = srcA ^ srcB;          // XOR: xor the two inputs
34         4'b0101: result = srcA >> srcB;          // SRL: logical shift left
35         4'b0001: result = srcA << srcB;          // SLL: logical shift right
36         4'b1101: result = srcA >>> srcB;          // SRA: shift right arithmetic
37         4'b0010: result = srcA > srcB;          // SLT: set less than
38         4'b0011: result = $signed(srcA) > $signed(srcB); // SLTU: set less than or equal
39         4'b1001: result = srcA;                // LUI-COPY: copy srcA to result
40         default: result = 32'b0;                // default case should not be reached
41     endcase
42 end
43
44 endmodule

```

5.2 Immediate Generator

Listing 7: Verilog Code for Immediate Generator

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: Cal Poly SLO
4  // Engineer: Ethan Vosburg
5  //
6  // Create Date: 02/02/2024 11:47:05 AM
7  // Module Name: ImmdGen
8  // Project Name: Arithmetic Logic Unit and Immediate Generator
9  // Target Devices: Basys 3
10 // Description: This module is used to generate the immediate values for the Otter
11 // CPU.
12 //
13 // Revision:
14 // Revision 0.01 - File Created
15 //
16 ///////////////////////////////////////////////////////////////////
17
18
19 module ImmdGen(
20     // Inputs
21     input [31:0] instruction, // 32-bit instruction
22
23     // Outputs
24     output logic [31:0] uTypeImmd,
25     output logic [31:0] iTypeImmd,
26     output logic [31:0] sTypeImmd,
27     output logic [31:0] jTypeImmd,
28     output logic [31:0] bTypeImmd
29 );
30
31 // U type immediate generation
32 assign uTypeImmd = {instruction[31:12], 12'b0};
33
34 // I type immediate generation
35 assign iTypeImmd = {{20{instruction[31]}}, instruction[30:20]};
36
37 // S type immediate generation
38 assign sTypeImmd = {{21{instruction[31]}}, instruction[30:25], instruction[11:7]};
39
40 // B type immediate generation
41 assign bTypeImmd = {{20{instruction[31]}}, instruction[7], instruction[30:25], instruction
42     [11:8], 1'b0};
43
44 // J type immediate generation
45 assign jTypeImmd = {{12{instruction[31]}}, instruction[19:12], instruction[20], instruction
46     [30:21], 1'b0};
47 endmodule
```


6 Conclusion

The arithmetic logic unit is the heart of the Otter processor and performs all of the actions as described by the RiscV specification. The immediate generator is equally important and parses all of the immediate values that are frequently fed into the ALU. In this project, an ALU and immediate generator were created and tested. Through the verification process, both modules were tested and passed all test cases showing that there is reasonable confidence that the modules will work as expected in the Otter processor. All code for this assignment can be found [here](#).