

CPE 233 Hardware Assignment 7

Assembeling the Otter Wrapper

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

Table of Contents

1	Project Description	3
	1.1 Otter Wrapper	3
2	Structural Design	3
	2.1 OTTER Wrapper	3
3	Synthesis Warnings	3
	3.1 Otter Wrapper Synthesis Warnings	3
4	Source Code	4
5	Conclusion	9

1 Project Description

In this project, the MCU is brought to a fully functional state with the addition of the wrapper that is used to interface with the MCU and allow it to control different aspects of the Basys3 board. This assignment marks a landmark in the development of the Otter. Upon completion of this project, a functional product will be made that can be used in the real world, the only thing that will be missing is the interrupt logic.

1.1 Otter Wrapper

The Otter Wrapper is the bridge between the MCU and the hardware of the Basys3 board. In the wrapper, several demuxes are used to control the flow of data in and out of the MCU. The wrapper handles the control of the LEDs, the 7-segment display, the buttons, and the switches. There is not much logic in the wrapper but it is necessary to create the bridge between the MCU and the hardware.

2 Structural Design

2.1 OTTER Wrapper




Figure 1: OTTER MCU Eleborated Design

3 Synthesis Warnings

3.1 Otter Wrapper Synthesis Warnings

- Synthesis (62 warnings)
 [Synth 8-3848] Net csr_rd in module/entity MCU does not have driver. [MCU.sv:33] (2 more like this)
 - > (a) [Synth 8-7129] Port INTR in module ControlUnitFSM is either unconnected or has no load (20 more like this)
 - (I) [Synth 8-7080] Parallel synthesis criteria is not met

Figure 2: Synthesis Warnings for MCU

The warnings referenced in Figure 2 are not important as there is hardware that will still need to be implemented in future assignments. This means there are various wires that do not have a driver or that do not lead to a defined location. This is fine and in this case does not prevent the design from working. Vivado is simply letting you know that these lines will not be implemented in to the design at this point.

4 Source Code

Listing 1: Control Unit FSM

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
5
  //
  // Create Date: 02/21/2024 03:42:56 PM
  // Module Name: ControlUnitFSM
  // Project Name: Risc-V MCU
  // Target Devices: Basys3
  // Description: Control Unit FSM for the Risc-V MCU
  // Revision:
12
  // Revision 0.01 - File Created
13
  15
16
17
  module ControlUnitFSM(
18
19
      // Inputs
      input CLK,
20
                                             // Clock
                                             // Reset
// Interrupt
      input RST,
21
22
      input INTR,
                                             // Opcode
      input [6:0] opcode,
23
                                             // Function 3
24
      input [2:0] funct3,
25
      // Outputs
26
      output logic PC_WE,
27
                                            // Program Counter Write Enable
                                            // Register File Write Enable
// Memory Write Enable 2
      output logic RF_WE,
28
      output logic memWE2,
29
                                             // Memory Read Enable 1
30
      output logic memRDEN1,
                                            // Memory Read Enable 2
// Reset
      output logic memRDEN2,
output logic reset,
31
32
                                             // Control and Status Register Write Enable
      output logic csr_WE,
33
      output logic int_taken,
                                             // Interrupt
34
35
      output logic mret_exec
                                             // MRET Execution
36
      // Define the state type
37
      typedef enum { ST_INIT, ST_FETCH, ST_EXEC, ST_WB } state_type;
38
39
      // Define state and next state
40
      state_type state, next_state;
41
42
43
      // Transition State
44
      always_ff @(posedge CLK) begin
          if (RST) begin
45
              state <= ST_INIT;</pre>
46
47
          end else begin
48
              state <= next_state;</pre>
49
          end
      end
50
51
52
      // Define the state logic
```

```
54
        always_comb begin
            // Initialize all the outputs to zeros
55
            PC_WE = 1'b0;
56
57
            RF_WE = 1'b0;
            memWE2 = 1'b0;
58
            memRDEN1 = 1'b0;
59
60
            memRDEN2 = 1'b0;
            reset = 1'b0:
61
            csr_WE = 1'b0;
62
63
            int_taken = 1'b0;
            mret_exec = 1'b0;
64
65
            case (state)
66
                ST_INIT: begin
67
68
                     reset = 1'b1;
                     next_state = ST_FETCH;
69
70
                 end
71
                 ST_FETCH: begin
                     memRDEN1 = 1'b1;
72
73
                     next_state = ST_EXEC;
74
                 ST_EXEC: begin
75
76
                     case (opcode)
                     // J-Type Instruction
77
78
                     7'b1101111: begin
79
                         PC_WE = 1'b1;
                         RF WE = 1'b1;
80
                         next_state = ST_FETCH;
81
82
                     end
                     // R-Type Instruction
83
84
                     7'b0110011: begin
                         PC_WE = 1'b1;
85
                         RF_WE = 1'b1;
86
                         next_state = ST_FETCH;
87
                     end
88
                     // I-Type Instruction
89
                     7'b0010011: begin
90
                         PC_WE = 1'b1;
91
92
                         memRDEN1 = 1'b1;
                         RF_WE = 1'b1;
93
                         next_state = ST_FETCH;
94
95
                     // JALR Instruction
96
                     7'b1100111: begin
97
                         PC WE = 1'b1;
98
                         memRDEN1 = 1'b1;
99
                         RF_WE = 1'b1;
100
101
                         next_state = ST_FETCH;
102
                     end
                     // Loading Instructions
103
                     7'b0000011: begin
104
                         PC WE = 1;
105
                         memRDEN1 = 1'b1;
106
                         memRDEN2 = 1;
107
                         RF_WE = 1'b1;
108
                         next_state = ST_WB;
109
110
                     end
111
                     // B-Type Instruction
                     7'b1100011: begin
112
                         PC_WE = 1'b1;
113
                         next_state = ST_FETCH;
114
                     end
115
116
                     // U-Type Instruction
                     7'b0110111: begin
117
                         PC_WE = 1'b1;
118
                          RF_WE = 1'b1;
119
                         memRDEN1 = 1'b1;
120
                         next_state = ST_FETCH;
121
122
                     // AUIPC Instruction
123
```

```
7'b0010111: begin
124
125
                          PC_WE = 1'b1;
                          RF_WE = 1'b1;
126
127
                         memRDEN1 = 1'b1;
                         next_state = ST_FETCH;
128
                     end
129
                     // S-Type Instructions
130
                     7'b0100011: begin
131
                         PC_WE = 1'b1;
132
133
                         memRDEN1 = 1'b1;
                         memWE2 = 1;
134
135
                         next_state = ST_FETCH;
136
137
                     default: next_state = ST_INIT; // Should never happen
138
                     endcase
139
                 end
140
141
                 ST_WB: begin
                     RF_WE = 1'b1;
PC_WE = 0;
142
143
                     next_state = ST_FETCH;
144
                 end
145
                 default: next_state = ST_INIT; // Should never happen
146
147
            endcase
        end
148
   endmodule
```

Listing 2: Control Unit Decoder

```
'timescale 1ns / 1ps
   // Company: Cal Poly SLO
3
  // Engineer: Ethan Vosburg
  //
  // Create Date: 02/21/2024 03:47:15 PM
  // Module Name: ControlUnitDecoder
  // Project Name: Otter MCU
   // Target Devices: Basys3
10 // Description: Control Unit Decoder for controlling the ALU
11 //
   // Revision:
12
  // Revision 0.01 - File Created
13
  //
14
   16
17
18
   module ControlUnitDecoder(
       // Inputs
19
20
       input br_eq,
                                                 // Branch Equal
       input br_lt,
input br_ltu,
                                                 // Branch Less Than
// Branch Less Than Unsigned
21
22
       input [6:0] funct7,
                                                 // Function 7
23
                                                 // Opcode
// Function 3
       input [6:0] opcode,
input [2:0] funct3,
24
25
26
       // Outputs
27
       output logic [3:0] ALU_FUN,
                                                 // ALU Function
28
                                                 // Source A Select
       output logic [1:0] srcA_SEL,
29
                                                 // Source B Select
// Program Counter Select
       output logic [2:0] srcB_SEL,
30
       output logic [2:0] PC_SEL,
output logic [1:0] RF_SEL
31
                                                 // Register File Select
32
33
       );
34
       always_comb begin
35
36
           // Initialize all the outputs to zeros
37
           ALU_FUN = 4'b0000;
           srcA SEL = 2'b0;
38
39
           srcB SEL = 3'b0;
           PC \overline{SEL} = 3'b0;
40
           RF\_SEL = 2'b00;
41
42
           case (opcode)
43
            // R-Type Instruction
44
           7'b0110011: begin
45
               ALU_FUN = {funct7[5], funct3};
46
               srcA_SEL = 2'b0;
47
               srcB\_SEL = 0;
48
               PC_SEL = 3'b0;
49
50
               RF_SEL = 2'b11;
               // Logic for ALU Select B
51
               // if ({funct7[5], funct3} == 4'b0010) srcB_SEL = 3'b1;
// if ({funct7[5], funct3} == 4'b0100) srcB_SEL = 3'b0;
52
53
           end
54
           // I-Type Instruction
55
           7'b0010011: begin
56
               // Take care of special case with SRAI
57
               if (funct3 == 3'b101)
58
                    ALU_FUN = {funct7[5], funct3};
59
60
               else
                    ALU_FUN = \{1'b0, funct3\};
61
62
63
               // Configure selects
               srcA_SEL = 2'b0;
64
               srcB_SEL = 3'b1;
65
               RF_SEL = 2'b11;
66
               PC_SEL = 3'b0;
67
           end
68
           // JALR Instructions
69
```

```
7'b1100111: begin
 70
 71
                  PC_SEL = 3'b1;
                  // ALU_FUN = {1'b0, funct3};
 72
                  // srcA_SEL = 2'b0;
// srcB_SEL = 3'b1;
 73
 74
                  RF\_SEL = 2'b0;
 75
 76
             end
             // Loading Instructions 7'b0000011: begin
 77
 78
 79
                  PC_SEL = 3'b0;
                  RF\_SEL = 2;
 80
 81
                  srcA_SEL = 0;
                  srcB SEL = 1;
 82
                  ALU_{FUN} = 4'b0000;
 83
 84
 85
              // J-Type Instruction
             7'b1101111: begin
 86
 87
                  PC_SEL = 3'b11;
                  RF_SEL = 2'b0;
 88
 89
             // B-Type Instruction
 90
             7'b1100011: begin
 91
 92
                  case(funct3)
                       3'b000: begin
 93
 94
                            if (br_eq)
 95
                                PC_SEL = 3'b10;
                            else
 96
                                PC_SEL = 3'b0;
 97
 98
                       end
 99
100
                       3'b101: begin
                            if (!br_lt)
101
                                PC_SEL = 3'b10;
102
103
                                PC_SEL = 3'b0;
104
105
                       end
106
                       3'b111: begin
107
108
                            if (!br_ltu)
                                PC_SEL = 3'b10;
109
110
                            else
111
                                PC_SEL = 3'b0;
                       end
112
113
                       3'b100: begin
114
                            if (br_lt)
115
                                PC_SEL = 3'b10;
116
117
                            else
                                PC_SEL = 3'b0;
118
119
120
                       3'b110: begin
121
                            if (br ltu)
122
                                PC_SEL = 3'b10;
123
124
                            else
                                PC_SEL = 3'b0;
125
126
                       end
127
                       3'b001: begin
128
                            \textbf{if} \ (\texttt{!br\_eq})
129
                                PC_SEL = 3'b10;
130
                            else
131
132
                                PC_SEL = 3'b0;
133
134
                       default: PC_SEL = 3'b111;
135
                  endcase
136
             end
137
             // U-Type Instruction
138
             7'b0110111: begin
139
```

```
ALU_FUN = 4'b1001;
140
                 srcA_SEL = 2'b1;
141
                 PC_SEL = 3'b0;
142
143
                 RF_SEL = 2'b11;
144
145
             // AUIPC Command
146
             7'b0010111: begin
147
                 ALU_FUN = 4'b0000;
148
149
                 srcA_SEL = 2'b1;
                 srcB_SEL = 3'b11;
150
                 PC_SEL = 3'b0;
151
                 RF\_SEL = 2'b11;
152
             end
153
             // S-Type Instruction
             7'b0100011: begin
155
                 ALU_FUN = 0;
156
157
                 srcA_SEL = 0;
                 srcB\_SEL = 2;
158
159
                 PC_SEL = 0;
             end
160
161
             default: begin
162
                 // Should not be used
163
164
                 ALU_FUN = 4'b0000;
                 srcA_SEL = 2'b1;
165
                 srcB\_SEL = 3'b11;
166
                 PC_SEL = 3'b0;
167
                 RF_SEL = 2'b11;
168
             end
169
170
             endcase
171
172
        end
173
174
175
   endmodule
```

5 Conclusion

In this project, the Otter wrapper was successfully constructed and tested using the provided file Test_All.mem. The hardware was found to be functional and it is now ready to be used in projects. While the hardware is not finished, it can be used. In future hardware assignments, interrupts will be added to complete the Otter. All code for this assignment can be found here.