

CPE 233 Hardware Assignment 4

Arithmetic Logic Unit and Immediate Generator Design and Verification

Report by:

Ethan Vosburg (evosburg@calpoly.edu)

Table of Contents

1	Project Description	3
2	Structural Design2.1 Arithmetic Logic Unit Elaborated Design2.2 Immediate Generator Elaborated Design	
3	Synthesis Warnings3.1 Arithmetic Logic Unit Synthesis Warnings3.2 Immediate Generator Synthesis Warnings	4 4
4		5 5 9 11
	5.1 Arithmetic Logic Unit 5.2 Immediate Generator	14 15
_	Canalysian	<i>^</i>

1 Project Description

In this project, an Arithmetic Logic Unit (ALU) and an Immediate Generator were designed and verified. The ALU is a combinational circuit that performs arithmetic and logic operations on two 32-bit inputs. The Immediate Generator is a combinational circuit that generates a 32-bit immediate value from a multi-bit immediate value. The ALU and Immediate Generator were designed using System Verilog and then verified using a testbench.

2 Structural Design

2.1 Arithmetic Logic Unit Elaborated Design




Figure 1: Arithmetic Logic Unit Elaborated Design

2.2 Immediate Generator Elaborated Design




Figure 2: Immediate Generator Elaborated Design

3 Synthesis Warnings

3.1 Arithmetic Logic Unit Synthesis Warnings



Figure 3: Arithmetic Logic Unit Synthesis Warnings

3.2 Immediate Generator Synthesis Warnings




Figure 4: Immediate Generator Synthesis Warnings

The three warning messages that came up in figure 4 are not concerning. Warning Synth 8-3917 references a constant driving the output of the module. This is expected because we are padding the immediate values with zeros which are constants. Warning Synth 8-7129 is also not a concern as to maintain the same terminology as the RiscV specification for the immediate values, the first 7 bits of the input to the immediate generator are not used. Warning Synth 8-3330 is also not a concern since this module is simply parsing an immediate value and is not performing logic. Finally, warning Synth 7080 is not a concern as we are not performing parallel synthesis.

4 Verification

4.1 Arithmetic Logic Unit Testbench Coverage

The testbench for the ALU was designed to test many of the edge cases of the ALU as well as make sure that every operation was tested in a way where all of the bits in and out were either 1 or 0 for at least one operation. The testbench was able to verify that the ALU worked properly and passed all of the test cases.

4.2 Immediate Generator Testbench Coverage

- 1. **U Type** For testing the U Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
- 2. **I Type** For testing the I Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
- 3. **S Type** For testing the S Type immediate, several test cases were made in RARS to test the maximum and minimum values of the immediate as well as make sure every bit could be a 1 or a 0.
- 4. **S Type** For testing the S Type immediately, several values were tested as well as changing the sign extension of some values to make sure the sign extension was working properly.
- 5. **B Type** For the B Type immediate, a similar approach was taken as with the S Type where the sign extension was tested as well as several values.

4.3 Arithmetic Logic Unit Testbench Code

Listing 1: System Verilod Testbench Code for Arithmetic Logic Unit

```
6 // Create Date: 02/02/2024 08:04:37 PM
   // Module Name: ALU_TB
  // Project Name: Arithmetic Logic Unit
   // Target Devices: Basys 3
  // Description: This is a test bench for the ALU module
10
11 //
   // Revision:
12
  // Revision 0.01 - File Created
13
14
15
   16
17
   module ALU TB();
18
       // Inputs
19
       logic [31:0] srcA_TB;
                                          // 32-bit input A
20
                                          // 32-bit input B
// 5-bit function code
       logic [31:0] srcB_TB;
21
       logic [3:0] operation_TB;
22
23
       // Outputs
24
25
       logic [31:0] result_TB;
                                          // 32-bit result
26
       // Testing Array
27
28
       const int testArraySize = 99;
       logic [31:0] testArray [0:98];
29
30
       // Instantiate the Unit Under Test (UUT)
31
       ALU uut (
32
            .srcA(srcA_TB),
33
34
            .srcB(srcB_TB),
            .operation(operation_TB),
35
36
            .result(result_TB)
       );
37
38
       initial begin
39
       // Read in mem file with test cases
40
       string filename = "aluVerification.mem";
41
42
       $readmemh(filename, testArray);
43
44
            // Iterate through test cases
            for (int i = 0; i < testArraySize; i +=3) begin</pre>
45
                // Set test parameters iterating in chunks of 3
46
47
                operation_TB = testArray[i][3:0];
                                                       // 4-bit function code is first line
                                                        // srcA is second line
                srcA_TB = testArray[i+1];
48
49
                srcB_TB = testArray[i+2];
                                                        // srcB is third line
                #10 // Allow signals to propagate
50
51
                // Display values for debugging and verification
52
53
                // Debugging scheme 1
                // bebugging scheme 1
// $display("srcA_TB: %h", srcA_TB);
// $display("srcB_TB: %h", srcB_TB);
// $display("operation_TB: %h", operation_TB);
// $display("result_TB: %h", result_TB);
54
55
56
57
58
                // Debugging scheme 2
$display("srcA: %h | srcB: %h | operation: %h | result: %h", srcA_TB, srcB_TB,
59
60
                     operation_TB, result_TB);
61
                // Debugging scheme 3
62
                // $display("%h", result_TB);
63
64
65
            end
66
67
       $finish:
       end
68
   endmodule
```

Listing 2: System Verilog Arithmetic Logic Unit Test Case File

```
00000000
  A50F96C3
  5AF0693C
3
  00000000
5
  84105F21
  7B105FDE
  00000000
  FFFFFFF
8
  00000001
9
10
  00000008
  00000000
11
  00000001
12
  00000008
13
  AA806355
14
15
  550162AA
  00000008
16
  550162AA
17
18
  AA806355
  00000007
19
20
  A55A00FF
   5A5AFFFF
21
  00000007
22
  C3C3F966
23
24
  FF669F5A
  00000006
25
26
  9A9AC300
  65A3CC0F
27
  00000006
28
  C3C3F966
29
  FF669F5A
30
  00000004
31
  AA5500FF
32
  5AA50FF0
33
34
  00000004
  A5A56C6C
35
  FF00C6FF
36
37
  00000005
  805A6CF3
38
39
  00000010
  00000005
40
  705A6CF3
41
  00000005
  00000005
43
  805A6CF3
44
45
  00000000
  00000005
46
  805A6CF3
47
  00000100
48
  00000001
49
  805A6CF3
50
  00000010
51
  00000001
52
53
  805A6CF3
  00000005
54
  00000001
55
  805A6CF3
56
  00000100
57
  0000000d
  805A6CF3
59
  00000010
60
  000000d
61
   705A6CF3
62
  00000005
63
64
  000000d
  805A6CF3
65
  00000000
  0000000d
67
  805A6CF3
  00000100
```

```
70 | 00000002
  7FFFFFF
  80000000
72
  00000002
73
74 80000000
  00000001
75
76
  00000002
77 00000000
78 00000000
79
  00000002
  5555555
80
  5555555
82
  0000003
  7FFFFFF
83
84 8000000
85
  00000003
  80000000
86
  00000001
87
  0000003
88
  00000000
89
  00000000
90
  00000003
91
  55AA55AA
92
  55AA55AA
93
  00000009
94
  01234567
  76543210
96
  00000009
97
  FEDCBA98
98
  89ABCDEF
```

4.4 Immediate Generator Testbench Code

Listing 3: System Verilog Immediate Generator Testbench

```
'timescale 1ns / 1ps
  // Company: Cal Poly SLO
  // Engineer: Ethan Vosburg
4
5
  // Create Date: 02/02/2024 05:45:57 PM
6
  // Module Name: ImmdGen_TB
// Project Name: Immediate Generator Test Bench
7
  // Target Devices: Basys 3
  // Description: This is the test bench for the immediate generator module
11
  //
  // Revision:
12
  // Revision 0.01 - File Created
13
14
  15
17
  module ImmdGen_TB();
18
       // Inputs
19
       logic [31:0] instruction_TB; // 32-bit instruction
20
21
22
       logic [31:0] uTypeImmd_TB; // U type immediate logic [31:0] iTypeImmd_TB; // I type immediate
23
24
       logic [31:0] sTypeImmd_TB; // S type immediate
25
       logic [31:0] jTypeImmd_TB; // J type immediate logic [31:0] bTypeImmd_TB; // B type immediate
26
27
28
29
       // Testing Logic
       logic pass = 1; // 1 = pass, 0 = fail
30
       string testType; // u, i, s, j, b
31
32
33
       // Testing Array
       const int testArraySize = 20; // Set to number of test cases
34
35
       logic [31:0] testArray [0:19];
36
37
38
       // Instantiate the Unit Under Test (UUT)
39
40
       ImmdGen uut (
           .instruction(instruction_TB),
41
           .uTypeImmd(uTypeImmd_TB),
42
43
           .iTypeImmd(iTypeImmd_TB),
           .sTypeImmd(sTypeImmd_TB),
44
45
           .jTypeImmd(jTypeImmd_TB),
           .bTypeImmd(bTypeImmd_TB)
46
       );
47
48
49
       initial begin
           // Read in mem file with test cases
50
           $readmemb("ImmdGenVerification.mem", testArray);
51
52
53
           // Iterate through test cases
           for (int i = 0; i < testArraySize; i++) begin</pre>
54
               case(i)
55
56
                  0: begin
                       $display ("\nU Type Immediate\n");
57
                       testType = "u";
58
59
                   end
                   4: begin
60
                       $\bar{d}isplay ("\nI Type Immediate\n");
testType = "i";
61
62
                   end
63
64
                   8: begin
```

```
$display ("\nS Type Immediate\n");
testType = "s";
65
66
                            end
67
68
                                  begin
                                  $display ("\nJ Type Immediate\n");
69
                                  testType = "j";
70
71
                            end
                            16: begin
72
                                  $display ("\nB Type Immediate\n");
73
74
                                  testType = "b";
                            end
75
76
                          default;
                      endcase
77
78
79
                      // Display values for debugging and verification
                      $display ("Instruction: %h", testArray[i]);
80
                      instruction_TB = testArray[i];
81
82
                      #10;
                      case (testType)
83
                            "u": $display ("uTypeImmd: %h", uTypeImmd_TB);
"i": $display ("iTypeImmd: %h", iTypeImmd_TB);
84
85
                            "s": $display ("sTypeImmd: %h", TypeImmd_TB);
"j": $display ("sTypeImmd: %h", sTypeImmd_TB);
"b": $display ("jTypeImmd: %h", jTypeImmd_TB);
"b": $display ("bTypeImmd: %h", bTypeImmd_TB);
86
87
88
89
                      endcase
90
                end
                $finish:
91
92
          end
93
    endmodule
```

Listing 4: System Verilog Immediate Generator Testbench

```
000000000000000000000001011111
  10101010101010101010001100110111
  010101010101010101001110110111
  11111111111111111111111000110111
  00000000000000111111001010010011
  00101010101000101111001100010011
  01010101010100110111001110010011
  011111111111111001111111000010011
  0000000010100101000000000100011
  00101010010100101000010100100011
10
  01010100010100101000101010100011
  01111110010100101000111110100011
12
13
  111111010001111111111000001101111
  011111011101111111111000001101111
14
  111111101001111111111000001101111
15
  111111110101111111111000001101111
17
  11111100011100111101000011100011
  01111100011100111101011011100011
18
  11111100011100111101110011100011
  11111110011100111101001011100011
20
```

4.5 Arithmetic Logic Unit Testbench Output

Running this testbench produced the following output in the TCL code console:

Table 1: Flow Chart 1 Test Cases

ALU FUN	ALU_SEL	А	В	Output
ADD	0000	0xA50F96C3	0x5AF0693C	0xffffffff
	0000	0x84105F21	0x7B105FDE	0xff20beff
	0000	0xFFFFFFF	0x0000001	0x0000000
SUB	1000	0x00000000	0x0000001	0xffffffff
	1000	0xAA806355	0x550162AA	0x557f00ab
	1000	0x550162AA	0xAA806355	0xaa80ff55
AND	0111	0xA55A00FF	0x5A5AFFFF	0x005a00ff
	0111	0xC3C3F966	0xFF669F5A	0xc3429942
OR	0110	0x9A9AC300	0x65A3CC0F	0xffbbcf0f
	0110	0xC3C3F966	0xFF669F5A	0xffe7ff7e
XOR	0100	0xAA5500FF	0x5AA50FF0	0xf0f00f0f
	0100	0xA5A56C6C	0xFF00C6FF	0x5aa5aa93
SRL	0101	0x805A6CF3	0x00000010	0x0000805a
	0101	0x705A6CF3	0x00000005	0x0382d367
	0101	0x805A6CF3	0x00000000	0x805a6cf3
	0101	0x805A6CF3	0x0000100	0x0000000
SLL	0001	0x805A6CF3	0x00000010	0x6cf30000
	0001	0x805A6CF3	0x0000005	0x0b4d9e60
	0001	0x805A6CF3	0x0000100	0x0000000
SRA	1101	0x805A6CF3	0x0000010	0x0000805a
	1101	0x705A6CF3	0x00000005	0x0382d367
	1101	0x805A6CF3	0x00000000	0x805a6cf3
	1101	0x805A6CF3	0x0000100	0x0000000
SLT	0010	0x7FFFFFF	0x80000000	0x00000000
	0010	0x80000000	0x0000001	0x0000001
	0010	0x00000000	0x00000000	0x00000000
	0010	0x5555555	0x5555555	0x0000000
SLTU	0011	0x7FFFFFF	0x80000000	0x0000001
	0011	0x80000000	0x0000001	0x00000000
	0011	0x00000000	0x00000000	0x0000000
	0011	0x55AA55AA	0x55AA55AA	0x0000000
LUI COPY	1001	0x01234567	0x76543210	0x01234567
	1001	0xFEDCBA98	0x89ABCDEF	0xfedcba98

4.6 Immediate Generator Testbench Output

Listing 5: Verilog Code for Arithmetic Logic Unit

```
1 U Type Immediate
  Instruction: 000002b7
  uTypeImmd: 00000000
  Instruction: aaaaa337
  uTypeImmd: aaaaa000
  Instruction: 555553b7
  uTypeImmd: 55555000
  Instruction: fffffe37
10 uTypeImmd: fffff000
11
  I Type Immediate
12
13
  Instruction: 0003f293
14
  iTypeImmd: 00000000
15
16 Instruction: 2aa2f313
  iTypeImmd: 000002aa
17
18 | Instruction: 55537393
19 iTypeImmd: 00000555
  Instruction: 7ffe7e13
20
  iTypeImmd: 000007ff
21
  S Type Immediate
23
24
25 Instruction: 00528023
26 | sTypeImmd: 00000000
  Instruction: 2a528523
28 sTypeImmd: 000002aa
29 Instruction: 54528aa3
30
  sTypeImmd: 00000555
31 Instruction: 7e528fa3
32 STypeImmd: 000007ff
33
  J Type Immediate
34
35
36 Instruction: fd1ff06f
  jTypeImmd: ffffffd0
37
38 Instruction: 7ddff06f
  jTypeImmd: 000fffdc
39
  Instruction: fe9ff06f
40
41 jTypeImmd: ffffffe8
42 Instruction: ff5ff06f
  jTypeImmd: fffffff4
44
45 B Type Immediate
46
47 Instruction: fc73d0e3
48 bTypeImmd: ffffffc0
  Instruction: 7c73d6e3
49
50 bTypeImmd: 00000fcc
51 Instruction: fc73dce3
52 bTypeImmd: ffffffd8
53 Instruction: fe73d2e3
  bTypeImmd: ffffffe4
```

4.7 Simulation Results

Running this testbench produced the following simulation results:



Figure 5: Arithmetic Logic Unit Simulation Ons - 100ns



Figure 6: Arithmetic Logic Unit Simulation 100ns - 200ns



Figure 7: Arithmetic Logic Unit Simulation 200ns - 300ns



Figure 8: Aritmetic Logic Unit Simulation 300ns - 330ns



Figure 9: Immediate Generator Simulation Ons - 200ns

5 Source Code

5.1 Arithmetic Logic Unit

Listing 6: Verilog Code for Arithmetic Logic Unit

```
'timescale 1ns / 1ps
  3 // Company: Cal POly SLO
4 // Engineer: Ethan Vosburg
  // Create Date: 02/02/2024 11:47:05 AM
  // Module Name: ImmdGen
  // Project Name: Arithmetic Logic Unit
  // Target Devices: Basys 3
  // Description: This module is used to perform arithmetic on two inputs
11
  // Revision:
12
  // Revision 0.01 - File Created
  //
14
  15
16
  module ALU(
17
18
      // Inputs
                                // 32-bit input A
      input [31:0] srcA,
19
                                // 32-bit input B
// 5-bit function code
      input [31:0] srcB,
20
21
      input [3:0] operation,
22
      // Outputs
23
      output logic [31:0] result // 32-bit result
24
25
26
27
  always_comb begin
      case (operation)
28
          4'b0000: result = srcA + srcB;
                                                           // ADD: Add
29
                                                           // SUB: Subtract
          4'b1000: result = srcA - srcB;
30
          4'b0110: result = srcA | srcB;
                                                           // OR: or the two inputs
31
          4'b0111: result = srcA & srcB;
                                                           // AND: and the two inputs
32
                                                           // XOR: xor the two inputs
// SRL: logical shift left
          4'b0100: result = srcA ^ srcB;
33
          4'b0101: result = srcA >> srcB;
34
          4'b0001: result = srcA << srcB;
                                                           // SLL: logical shift right
35
          4'b1101: result = srcA >>> srcB;
                                                           // SRA: shift right arithmetic
36
37
          4'b0010: result = srcA > srcB;
                                                           // SLT: set less than
                                                           // SLTU: set less than or equal
          4'b0011: result = $signed(srcA) > $signed(srcB);
38
                                                           // LUI-COPY: copy srcA to result
          4'b1001: result = srcA;
39
40
          default: result = 32'b0;
                                                           // default case should not be reached
      endcase
41
  end
42
43
  endmodule
```

5.2 Immediate Generator

Listing 7: Verilog Code for Immediate Generator

```
'timescale 1ns / 1ps
        // Company: Cal Poly SLO
       // Engineer: Ethan Vosburg
       // Create Date: 02/02/2024 11:47:05 AM
       // Module Name: ImmdGen
// Project Name: Arithmetic Logic Unit and Immediate Generator
  7
       // Target Devices: Basys 3
       // Description: This module is used to generate the immediate values for the Otter
11
       // CPU.
       //
12
       // Revision:
13
       // Revision 0.01 - File Created
14
15
       16
17
18
       module ImmdGen(
19
                   // Inputs
20
                   input [31:0] instruction, // 32-bit instruction
21
22
                   // Outputs
23
24
                   output logic [31:0] uTypeImmd,
                   output logic [31:0] iTypeImmd,
25
26
                   output logic [31:0] sTypeImmd,
27
                   output logic [31:0] jTypeImmd,
                   output logic [31:0] bTypeImmd
28
29
30
                   // U type immediate generation
31
32
                   assign uTypeImmd = {instruction[31:12], 12'b0};
33
                   // I type immediate generation
34
35
                   assign iTypeImmd = {{20{instruction[31]}}, instruction[30:20]};
36
37
                   // S type immediate generation
                   assign sTypeImmd = {{21{instruction[31]}}, instruction[30:25], instruction[11:7]};
38
39
40
                   // B type immediate generation
                   \textbf{assign} \  \, \texttt{bTypeImmd} = \{ \{ 20 \{ \texttt{instruction}[31] \} \}, \  \, \texttt{instruction}[7], \  \, \texttt{instruction}[30:25], \  \, \texttt{instruction}[7], \  \, \texttt{in
41
                               [11:8], 1'b0};
42
                   // J type immediate generation
43
44
                   assign jTypeImmd = {{12{instruction[31]}}}, instruction[19:12], instruction[20], instruction
                               [30:21], 1'b0};
        endmodule
```

6 Conclusion

The arithmetic logic unit is the heart of the Otter processor and performs all of the actions as described by the RiscV specification. The immediate generator is equally important and parses all of the immediate values that are frequently fed into the ALU. In this project, an ALU and immediate generator were created and tested. Through the verification process, both modules were tested and passed all test cases showing that there is reasonable confidence that the modules will work as expected in the Otter processor. All code for this assignment can be found here.