


Features

- 96 digital Inputs / Outputs
- Programmed via 8-channel ports
- High switching power 70V / 100mA
- TTL compatible Inputs/Outputs
- Protected inputs (70V)
- Time base generator
- Output readback
- 16 maskable interrupt sources
- 16/32-bit timer
- High reliability/ High density
- VME-ANSI/IEEE 1014 standard



Description

The **ICV 196** provides 96 digital inputs/outputs programmable via 8-channel ports.

The outputs can provide the power necessary for components such as: small relays, lamps, readouts, etc.

The inputs are protected by a diode network (70V max.) and remain TTL compatible

Interrupt triggering can be defined by a change of front, state or pattern in the controller for each of the 16 channels.

These interrupts can be masked and programmed as regards both level and vector.

SPECIFICATIONS

(t = 25°C)

TYPE	DIGITAL INPUTS/OUTPUTS
INPUTS/OUTPUTS	
- Number of channels	96 on front
- Direction	Direction programming in 12 groups of 8 channels
DIGITAL OUTPUTS	
- Type	OPEN COLLECTOR
- Data	1 = on ; 0 = off
- Max latching voltage	70V
- Max current	300 mA
- Power max.	2W
- SAT Vce	< 300 mV at 100 mA
- Switching time	T"on" = 500ns T"off" = 5µs (RL = 1K Ω)
DIGITAL INPUTS	
- Type	TTL compatible triggers
- Protection	70V max
- Impedance	≥ 470 KΩ
- Readback	These inputs allow automatic readback of the programmed channels on output
- Input frequency	100KHz maximum
POWER-UP	
	Channels programmed input Output registers at state "off"
TIMERS (Z8536)	
	1 frequency generation channel 2 counters/timers
INTERRUPTS (Z8536)	
	The first 16 channels of J1 can generate an interrupt as well as the timers 1 programmable interrupt level Programmable vectors
VME INTERFACE	
- Transfers	Standard A24 / D16 ; AM 39H, 3DH
POWER SUPPLY	
- Voltage	+ 5V / 3A
PRESENTATION	
- Format	VME double EUROPE / 4 Te
- Dimensions in mm	233.35 x 160
- Front panel connectors	3 "D" 50 pins female connectors
ENVIRONMENT	
- Operating temperature	0°C to + 60°C
- Storage temperature	- 10°C to + 70°C
- Relative humidity	90 % (without condensation)

HOW TO ORDER?

ICV 196

ACCESSORIES

- STB family terminal blocks
- BCI family terminal blocks
- Cables

[STB 516](#), [STB 520](#), [STB 532](#), [STB 550](#), [STB 552](#)
[BCI 140](#), [BCI 148](#), [BCI 160](#), [BCI 360](#)
[WR205](#)

Title:
Titre :

ICV 196

English documentation

Edition: 1 (Document creation - *Création du document*)

Written by D. PIMONT on 08/90 Visa
Revised by D. PIMONT on 08/90 Visa
Approved by Ph. DUTIN on 08/90 Visa

Warning: Unless otherwise stated, this revision overwrites the previous one, which must be destroyed, along with any copies given to your collaborators.

Avertissement : En l'absence d'indication contraire, cette nouvelle édition annule et remplace l'édition précédente qui doit être détruite, ainsi que les copies faites à vos collaborateurs.

Edition <i>Edition</i>	Nature of the modifications (key words) <i>Nature des évolutions (mots clés)</i>	Written <i>Rédigé</i>	Revised/Approved <i>Revu/Approuvé</i>
4	Correction of the documentation chap B.1 & B.2 <i>Correction de la documentation chap B.1 & B.2</i> Rev. E	by <u>D. PIMONT</u> on <u>06/94</u> Visa <u></u>	by <u>Ph. DUTIN</u> on <u>06/94</u> Visa <u></u>
5	Update of the documentation <i>Mise à jour de la documentation</i> Rev. E	by <u>D. PIMONT</u> on <u>20/23</u> Visa <u></u>	by <u>Ph. DUTIN</u> on <u>20/23</u> Visa <u></u>
6	Page 13 correction « broche 33 » Suppression § D « Example » <i>Correction de la page 13 « broche 33 »</i> Rev. E	by <u>D. PIMONT</u> on <u>22/03</u> Visa <u></u>	by <u>Ph. DUTIN</u> on <u>22/03</u> Visa <u></u>
7	French doc / English doc division Rev E	by <u>D. PIMONT</u> on <u>23/40</u> Visa <u></u>	by <u>Ph. DUTIN</u> on <u>23/40</u> Visa <u></u>
8	Chapter B update Rev. E	by <u>D. PIMONT</u> on <u>24/28</u> Visa <u></u>	by <u>Ph. DUTIN</u> on <u>24/28</u> Visa <u></u>

DOCUMENT ARCHIVED
DOCUMENT ARCHIVE

No ☐ Yes ☐ on

Δ ed. .. [] = Document input/output (*Entrée/sortie modification de la documentation*)

ed. .. [] = Board new function input/output (*Entrée/sortie nouvelle fonctionnalité du produit*)



NOTES :

ICV 196

SUMMARY

Chapter A	Operation.....	4
A.1.	Wiring and interconnection.....	4
A.2.	Memory space used by the ICV 196	5
A.3.	Programming ports as input or output	6
A.4.	Interrupt controller and interrupt level programming	8
A.5.	16-bit timer programming.....	9
A.6.	Signals and commands	9
Chapter B	Implementation	10
B.1.	Installation	10
B.2.	Wiring of the inputs/outputs	11
B.3.	VME Interface	13
B.4.	J1, J2 and J3 connector pins	14
B.5.	Straps	19
Chapter C	Connection terminals	20
Appendix	21
EQUIPMENT LAYOUT		21
OPEN COLLECTORS CHARACTERISTICS		21
Z8536 CHARACTERISTICS		21

The **ICV 196** is a board providing 96 programmable digital inputs/outputs in groups of 8 as inputs or outputs.

At power-up, the channels are programmed on input by the **VME** RESET signal (safety feature at control level).

A 16-level interrupt controller enables an interrupt level to be generated to the **VME**.

Only channels 0 to 15 on J1 can trigger an interrupt.

A 16-bit timer using channels 32, 33, 34, 35 is available on connector J2 if required.

Δ# ed. 6 [

A.1. Wiring and interconnection

Please consult this heading on our web site or on our CD Rom.

Δ# ed. 6]

A.2. Memory space used by the ICV 196

The **ICV 196** occupies a memory space of 256 bytes seen from the **VME** in the standard A24/D16 space.

The following table describes the space used by the **ICV 196**.

Programming of the card base address is performed by the straps marked RC1 to RC4 (Cf : Paragraph B.4.)

SPACE USED BY THE ICV 196

ADDRESS		WRITE	READ
Base + C1H		CS/NIT	
Base + 87H		Ctrl. Reg. Z8536	Ctrl. Reg. Z8536
Base + 85H		Port A Z8536	Port A Z8536
Base + 83H		Port B Z8536	Port B Z8536
Base + 81H		Port C Z8536	Port C Z8536
Base + 80H		N.U.	N.U.
Base + EH		DIR Group 11-08	N.U.
Base + FH		DIR Group 07-00	N.U.
Gr. 11	Base + CH	CHANNEL 88-95	CHANNEL 88-95
Gr. 10	Base + DH	CHANNEL 80-87	CHANNEL 80-87
Gr. 9	Base + AH	CHANNEL 72-79	CHANNEL 72-79
Gr. 8	Base + BH	CHANNEL 64-71	CHANNEL 64-71
Gr. 7	Base + 8H	CHANNEL 56-63	CHANNEL 56-63
Gr. 6	Base + 9H	CHANNEL 48-55	CHANNEL 48-55
Gr. 5	Base + 6H	CHANNEL 40-47	CHANNEL 40-47
Gr. 4	Base + 7H	CHANNEL 32-39	CHANNEL 32-39
Gr. 3	Base + 4H	CHANNEL 24-31	CHANNEL 24-31
Gr. 2	Base + 5H	CHANNEL 16-23	CHANNEL 16-23
Gr. 1	Base + 2H	CHANNEL 08-15	CHANNEL 08-15
Gr. 0	Base + 3H	CHANNEL 00-07	CHANNEL 00-07
Base + 0		CLEAR	CLEAR

A.3. Programming ports as input or output

Writing a "1" in the 12-bit control register (8 low-order bits, 4 high-order bits) enables the groups involved to be programmed as output.

>>>Control word write by CS/DIR

XXX	D11	D8	D7	DO
N.U.				
Group	11	8	7	0

A bit at "0" leaves the corresponding group as input.

A bit at "1" programs the corresponding group as output.

>>>E.g.:

The channels are to be programmed as follows:

0-15 input --> D0 and D1 = 0
16-31 output --> D2 and D3 = 1
32-63 input --> D4 to D7 = 0
64-95 output --> D8 to D11 = 1

I.e. the word 0F0CH is to be written at the address CS/DIR.

>>>Port read or write

A read or write of the channels is performed at the addresses of the corresponding groups.

Example 1: Read of channels 32 to 47

(Groups 4 and 5)

The 16-bit word is read at low address + 6.

	Group 5				Group 4			
BIT	D15	D8			D7	D0		
CHANNEL	47	40			39	32		

paires

Example 2: Write of channels 16 to 31

(Groups 2 and 3)

The odd channels are to be written at "0" (open collector off) and the even channels at "1" (open collector on).

The following word is written at low address + 4 :

CHANNEL	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STATE	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

i.e. the word 5555H at low address + 4.

It is **possible** to readback the states of the output programmed channels.

It is however **imperative** to wait 15 μ s between the output instruction and readback of the same channel so that the propagation time to switch the open collectors is reached.

A.4. Interrupt controller and interrupt level programming

It is possible to generate an interrupt to the **VME**.

The interrupt vector and the interrupt enable are supplied by the Z8536 controller (see component programming instructions).

The interrupt level is programmable by a write at low address + C1H.

The interrupt level is defined by positioning one of the bits D1 to D7 at 0.

E.g. : To generate interrupts on level IT4. Write:

Datas	7	6	5	4	3	2	1	0
State	1	1	1	0	1	1	1	1

I.e. EFH at low address + C1H




Only channels 0-15 are capable of generating an interrupt, in this case, groups 0 and 1 must be on input.

A.5. 16-bit timer programming





A 16-bit timer remains available in the Z8536 controller on its port C.

The port C0 line is provided on output on connector J2 channel 32, the strap ST6 merely has to be moved to position 2-3, this is the TIMER OUT line.

The other 3 lines are on input at J2 level :

-  Port C1 COUNTER Input J2 Channel 33
-  Port C2 TRIGGER Input J2 Channel 34
-  Port C3 GATE Input J2 Channel 35

This timer can act as general purpose timer, i.e.:

-  "Watchdog trigger input"
-  Pulse generation
-  Square signal generation
-  Periodic interrupt generation

A.6. Signals and commands

These signals are generated when a 16-bit write or read is performed.

CS/CLEAR	Channels and controls zero reset command. The channels are positioned on input.
CS/WG0 --> CS/WG11	Channel write command in 12 groups of 8 channels.
CS/RG0 --> CS/RG11	Channel read command in 12 groups of 8 channels.
CS/DIR	Write command of the 12 groups on input or on output.
CS/NIT	Interrupt level write command as a complement to 1.

B.1. Installation


The user will beforehand read the following document :

**GENERAL INSTRUCTIONS FOR
IMPLEMENTING ADAS PRODUCTS**
*INSTRUCTIONS GENERALES DE
MISE EN OEUVRE DES PRODUITS ADAS*

The frame must be turned off before plugging in the product.

B.2. Wiring of the inputs/outputs

The output structure is as follows:




- ✚ The signal is active in a low state $V_{in} / V_{out} \leq 0,3V$
- ✚ The pin clamp must be connected to the highest potential of the interface
Ex : 24V if order relay in 24V
It is common to the whole of a connector channels



>>>Examples of interfaces



Activation of a relay or a lamp



State reading



B.3. VME Interface

VME INTERFACE USED BY THE ICV 196

PIN P1	COLUMN A Mnemonic signal	COLONNE B Mnemonic signal	COLONNE C Mnemonic signal
1	D00	N.U.	D08
2	D01	N.U.	D09
3	D02	N.U.	D10
4	D03	BG0IN/	D11
5	D04	BG0OUT/	D12
6	D05	BG1IN/	D13
7	D06	BG1OUT/	D14
8	D07	BG2IN/	D15
9	GND	BG2OUT/	GND
10	SYSCLK	BG3IN/	N.U.
11	GND	BG3OUT/	N.U.
12	DS1/	N.U.	SYSRESET/
13	DS0/	N.U.	LWORD/
14	WRITE	N.U.	AM5
15	GND	N.U.	A23
16	DTACK/	AM0	A22
17	GND	AM1	A21
18	AS/	AM2	A20
19	GND	AM3	A19
20	IACK/	GND	A18
21	IACKIN/	N.U.	A17
22	IACKOUT/	N.U.	A16
23	AM4	GND	A15
24	A07	IRQ7/	A14
25	A06	IRQ6/	A13
26	A05	IRQ5/	A12
27	A04	IRQ4/	A11
28	A03	IRQ3/	A10
29	A02	IRQ2/	A09
30	A01	IRQ1/	A08
31	N.U.	N.U.	N.U.
32	+ 5V	+ 5V	+ 5V

N.U. : *Not used*

] * : *Joined on the board*

B.4. J1, J2 and J3 connector pins

The inputs/outputs of the **ICV 196** are made by 3 D type 50-point female connectors.

These connectors are accessible directly on the front face.

Cables with male connector.

These connectors are accessible directly on the front face.

E.g. SUB D Male 50-point for flat cable

ODU - Ref. 620-061-035-050000

or **CONNEC** - Ref. CDS 50S

>>>CAREFUL:

T & B and 3M not usable

Pin 50 can be connected to power thru a 2A fuse (supplied with the board).

Do not power the terminal block when the fuse is connected as the power is supplied by the board.

All the pins from 2 to 17 are grounded.


Ports A and B of the Z8536 timer controller are input only.

The 1 of each connector is connected to the clamping point of the 32 channels of each connector.

If this point is used, it must be polarized at the highest potential. When it is not used it can be not connected.

ICV 196/J1

Pin Arrangement « D » 50 pins DD 50S




PIN	SIGNAL
1	Clamping
2	Masse 0V
3	Masse 0V
4	Masse 0V
5	Masse 0V
6	Masse 0V
7	Masse 0V
8	Masse 0V
9	Masse 0V
10	Masse 0V
11	Masse 0V
12	Masse 0V
13	Masse 0V
14	Masse 0V
15	Masse 0V
16	Masse 0V
17	Masse 0V

PIN	SIGNAL
18	V16
19	V17
20	V18
21	V19
22	V20
23	V21
24	V22
25	V23
26	V24
27	V25
28	V26
29	V27
30	V28
31	V29
32	V30
33	V31

PIN	SIGNAL
34	V0 port A0
35	V1 port A1
36	V2 port A2
37	V3 port A3
38	V4 port A4
39	V5 port A5
40	V6 port A6
41	V7 port A7
42	V8 port B0
43	V9 port B1
44	V10 port B2
45	V11 port B3
46	V12 port B4
47	V13 port B5
48	V14 port B6
49	V15 port B7
50	5V

ICV 196/J2

Pin Arrangement
« D » 50 pins
DD 50S




PIN	SIGNAL
1	Clamping
2	Masse 0V
3	Masse 0V
4	Masse 0V
5	Masse 0V
6	Masse 0V
7	Masse 0V
8	Masse 0V
9	Masse 0V
10	Masse 0V
11	Masse 0V
12	Masse 0V
13	Masse 0V
14	Masse 0V
15	Masse 0V
16	Masse 0V
17	Masse 0V

PIN	SIGNAL
18	V48
19	V49
20	V50
21	V51
22	V52
23	V53
24	V54
25	V55
26	V56
27	V57
28	V58
29	V59
30	V60
31	V61
32	V62
33	V63

PIN	SIGNAL
34	V32 port C0
35	V33 port C1
36	V34 port C2
37	V35 port C3
38	V36
39	V37
40	V38
41	V39
42	V40
43	V41
44	V42
45	V43
46	V44
47	V45
48	V46
49	V47
50	5V

ICV 196/J3

Pin Arrangement « D » 50 pins DD 50S



PIN	SIGNAL
1	Clamping
2	Masse 0V
3	Masse 0V
4	Masse 0V
5	Masse 0V
6	Masse 0V
7	Masse 0V
8	Masse 0V
9	Masse 0V
10	Masse 0V
11	Masse 0V
12	Masse 0V
13	Masse 0V
14	Masse 0V
15	Masse 0V
16	Masse 0V
17	Masse 0V

PIN	SIGNAL
18	V80
19	V81
20	V82
21	V83
22	V84
23	V85
24	V86
25	V87
26	V88
27	V89
28	V90
29	V91
30	V92
31	V93
32	V94
33	V95

PIN	SIGNAL
34	V64
35	V65
36	V66
37	V67
38	V68
39	V69
40	V70
41	V71
42	V72
43	V73
44	V74
45	V75
46	V76
47	V77
48	V78
49	V79
50	5V

ICV 196 - Jx

DATA	PIN	TYPE	SIGNAL	DEFINITION
0	34			
1	35			
2	36			
3	37			
4	38			
5	39			
6	40			
7	41			
8	42			
9	43			
10	44			
11	45			
12	46			
13	47			
14	48			
15	49			
16	18			
17	19			
18	20			
19	21			
20	22			
21	23			
22	24			
23	25			
24	26			
25	27			
26	28			
27	29			
28	30			
29	31			
30	32			
31	33			


Pin 1 = clamping
Pins 2 to 17 = GND

B.5. Straps


RC1, RC2, RC3, RC4 define the card low address.

The **ICV 196** occupies a memory space of 256 bytes on the **VME**. A strap implies a logic 1.

The correspondence between the physical address and the straps is as follows:



E.g. : Base address = 053000 H



ST5:

Enables standard supervisor access or standard non privileged access.

Positioned

Standard supervisor access only.

Complies with addresses 3DH modifier code

Not positioned

Standard non privileged access.

Complies with addresses 39H and 3DH modifier code

ST 6:

1 - 2 : Use of channel 32 like the other channels.

2 - 3 : Enables the C0 port timer output.

The **ICV 196** can be connected to different types of **ADAS** terminal blocks making interconnection with the outside world particularly easy.

Passive terminal : **STB 550**

Active terminals :

The active terminals enable cases encountered in industry to be managed, notably galvanic isolation :

- ✚ 32 isolated digital inputs or outputs (static relays from 5 VDC to 220 VAC) composed of two **STB 516** and one **STB 512**.

- ✚ 32 isolated digital inputs (opto-couplers from 5 VDC to 220 VAC)

Ref. : **STB 532**

- ✚ 32 isolated digital outputs (static relays or reeds) with 1 x **STB 520** or 2 x **STB 560**


Réf. : **STB 520 or STB 560**

Appendix

EQUIPMENT LAYOUT

OPEN COLLECTORS CHARACTERISTICS

Z8536 CHARACTERISTICS



ECH: 1/1		Mat.:	NOM: REEL	ADAS <small>Electronique</small> Fontenay-le-Comte 79500 Tel: 01 53 99 00 00	
PLAN: 1/1	ENSEMBLE:			DATE: 24/04/92	
PLAN EQUIPEMENT CARTE ICV196/E				Ma J:	
				NUMERO:	CODE:

DS3668

Quad Fault Protected Peripheral Driver

General Description

The DS3668 quad peripheral driver is designed for those applications where low operating power, high breakdown voltage, high output current and low output ON voltage are required. Unlike most peripheral drivers available, a unique fault protected circuit is incorporated on each output. When the load current exceeds 1.0A (approximately) on any output for more than a built-in delay time, nominally 12 μ s, that output will be shut off by its protection circuitry with no effect on other outputs. This condition will prevail until that protection circuitry is reset by toggling the corresponding input or the enable pin low for at least 1.0 μ s. This built-in delay is provided to ensure that the protection circuitry is not triggered by turn-on surge currents associated with certain kinds of loads.

The DS3668's inputs combine TTL compatibility with high input impedance. In fact, its extreme low input current allows it to be driven directly by a MOS device. The outputs are capable of sinking 600 mA each and offer a 70V breakdown. However, for inductive loads the output should be clamped to 35V or less to avoid latch up during turn off (inductive fly-back protection — refer AN-213). An on-chip clamp diode capable of handling 800 mA is provided at each output for this purpose. In addition, the DS3668 incorporates circuitry that guarantees glitch-free power up or down operation and a fail-safe feature which puts the output in a high impedance state when the input is open.

The molded package is specifically constructed to allow increased power dissipation over conventional packages. The four ground pins are directly connected to the device chip with a special copper lead frame. When the quad driver is soldered into a PC board, the power rating of the device improves significantly.


Applications

- Relay drivers
- Solenoid drivers
- Hammer drivers
- Stepping motor drivers
- Triac drivers
- LED drivers
- High current, high voltage drivers
- Level translators
- Fiber optic LED drivers

Features

- Output fault protection
- High impedance TTL compatible inputs
- High output current—600 mA per output
- No output latch-up at 35V
- Low output ON voltage (550 mV typ @ 600 mA)
- High breakdown voltage (70V)
- Open collector outputs
- Output clamp diodes for inductive fly-back protection
- NPN inputs for minimal input currents (1 μ A typical)
- Low operating power
- Standard 5V power supply
- Power up/down protection
- Fail-safe operation
- 2W power package
- Pin-for-pin compatible with SN75437

Connection Diagram



Top View

Order Number DS3668N

See NS Package Number N16E

Truth Table

IN	EN	OUT
H	H	L
L	H	Z
H	L	Z
L	L	Z

H = High state

L = Low state

Z = High impedance state

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7.0V
Input Voltage	15V
Output Voltage	70V
Continuous Power Dissipation @ 25°C Free-Air (Note 5)	2075 mW

Storage Temperature Range

–65°C to +150°C

Lead Temperature
(Soldering, 4 seconds)

260

Operating Conditions

	Min	Max	Units
Supply Voltage	3.00	5.25	V
Ambient Temperature	–40	125	°C

Electrical Characteristics (Notes 2, 3, 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	Input High Voltage		2.0			V
V_{IL}	Input Low Voltage				0.8	V
I_{IH}	Input High Current	$V_{IN} = 5.25V$, $V_{CC} = 5.25V$		1.0	20	μA
I_{IL}	Input Low Current	$V_{IN} = 0.4V$			± 10	μA
V_{IK}	Input Clamp Voltage	$I_I = -12\text{ mA}$		–0.8	–1.5	V
V_{OL}	Output Low Voltage	$I_L = 300\text{ mA}$		0.2	0.7	V
		$I_L = 600\text{ mA}$ (Note 4)		0.55	1.5	V
I_{CEX}	Output Leakage Current	$V_{CE} = 70V$, $V_{IN} = 0.8V$			100	μA
V_F	Diode Forward Voltage	$I_F = 800\text{ mA}$		1.2	1.6	V
I_R	Diode Leakage Current	$V_R = 70V$			100	μA
I_{CC}	Supply Current	All Inputs High		62	80	mA
		All Inputs Low		20		mA
I_{TH}	Protection Circuit Threshold Current			1	1.4	A

Switching Characteristics (Notes 2, 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL}	Turn On Delay	$R_L = 60\Omega$, $V_L = 30V$		0.3	1.0	μs
t_{PLH}	Turn Off Delay	$R_L = 60\Omega$, $V_L = 30V$		2	10.0	μs
t_{FZ}	Protection Enable Delay (after Detection of Fault)		6	12		μs
t_{RL}	Input Low Time for Protection Circuit Reset		1.0			μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0V$.


Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: All sectors of this quad circuit may conduct rated current simultaneously, however, power dissipation averaged over a short interval of time must fall within specified continuous dissipation ratings.

Note 5: For operation over 25°C free-air temperature, derate linearly to 1328 mW @ 70°C @ the rate of 16.6 mW/°C.

Note 6: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


AC Test Circuit




*Includes probe and jig capacitance.

DS005225-2

Switching Waveforms



Typical Application




*L1, L2, L3, L4 are the windings of a bifilar stepping motor.

**V_{MOTOR} is the supply voltage of the motor.


DS005225-4

Protection Circuit Block Diagram



DS005225-5

Physical Dimensions inches (millimeters) unless otherwise noted



Molded Dual-In-Line Package (N)
Order Number DS3668N
NS Package Number N16E

N16E (REV F)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor Europe
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507

Z8536 CIO Counter/Timer and Parallel I/O Unit



Product Specification

March 1981

Features

- Two independent 8-bit, double-buffered, bidirectional I/O ports plus a 4-bit special-purpose I/O port. I/O ports feature programmable polarity, programmable direction (Bit mode), "pulse catchers," and programmable open-drain outputs.
- Four handshake modes, including 3-Wire (like the IEEE-488).
- REQUEST/WAIT signal for high-speed data transfer.
- Flexible pattern-recognition logic, programmable as a 16-vector interrupt controller.
- Three independent 16-bit counter/timers with up to four external access lines per counter/timer (count input, output, gate, and trigger), and three output duty cycles (pulsed, one-shot, and square-wave), programmable as retriggeable or nonretriggeable.
- Easy to use since all registers are read/write.

General Description

The Z8536 CIO Counter/Timer and Parallel I/O element is a general-purpose peripheral circuit, satisfying most counter/timer and parallel I/O needs encountered in system designs. This versatile device contains three I/O ports and three counter/timers. Many programmable options tailor its configuration to specific applications. The use of the device is simplified by making all internal registers

(command, status, and data) readable and (except for status bits) writable. In addition, each register is given its own unique internal address, so that any register can be accessed in two operations. All data registers can be directly accessed in a single operation. The CIO is easily interfaced to all popular microprocessors.




Figure 1. Pin Functions




Figure 2. Pin Assignments

Pin Description

A₀-A₁. Address Lines (input). These two lines are used to select the register involved in the CPU transaction: Port A's Data register, Port B's Data register, Port C's Data register, or a control register.

CE. Chip Enable (input, active Low). A Low level on this input enables the CIO to be read from or written to.

D₀-D₇. Data Bus (bidirectional 3-state). These eight data lines are used for transfers between the CPU and the CIO.

IEI. Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from the requesting CIO or is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

INT. Interrupt Request (output, open-drain, active Low). This signal is pulled Low when the CIO requests an interrupt.

INTACK. Interrupt Acknowledge (input, active Low). This input indicates to the CIO that an Interrupt Acknowledge cycle is in progress. INTACK must be synchronized to PCLK, and

it must be stable throughout the Interrupt Acknowledge cycle.

PA₀-PA₇. Port A I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the CIO's Port A and external devices.

PB₀-PB₇. Port B I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the CIO's Port B and external devices. May also be used to provide external access to Counter/Timers 1 and 2.

PC₀-PC₃. Port C I/O lines (bidirectional, 3-state, or open-drain). These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for Ports A and B or to provide external access to Counter/Timer 3 or access to the CIO's Port C.

PCLK. Peripheral Clock (input, TTL-compatible). This is the clock used by the internal control logic and the counter/timers in timer mode. It does not have to be the CPU clock.

RD*. Read (input, active Low). This signal indicates that a CPU is reading from the CIO. During an Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the data bus if the CIO is the highest priority device requesting an interrupt.

WR*. Write (input, active Low). This signal indicates a CPU write to the CIO.

*When RD and WR are detected Low at the same time (normally an illegal condition), the CIO is reset.

Architecture

The CIO Counter/Timer and Parallel I/O element (Figure 3) consists of a CPU interface,

three I/O ports (two general-purpose 8-bit ports and one special-purpose 4-bit port),




Figure 3. CIO Block Diagram




Figure 4. Ports A and B Block Diagram

three 16-bit counter/timers, an interrupt-control logic block, and the internal-control logic block. An extensive number of programmable options allow the user to tailor the configuration to best suit the specific application.

The two general-purpose 8-bit I/O ports (Figure 4) are identical, except that Port B can be specified to provide external access to Counter/Timers 1 and 2. Either port can be programmed to be a handshake-driven, double-buffered port (input, output, or bidirectional) or a control-type port with the direction of each bit individually programmable. Each port includes pattern-recognition logic, allowing interrupt generation when a specific pattern is detected. The pattern-recognition logic can be programmed so the port functions like a priority-interrupt controller. Ports A and B can also be linked to form a 16-bit I/O port.

To control these capabilities, both ports contain 12 registers. Three of these registers, the Input, Output, and Buffer registers, comprise the data path registers. Two registers, the Mode Specification and Handshake Specification registers, are used to define the mode of the port and to specify which handshake, if any, is to be used. The reference pattern for the pattern-recognition logic is defined via

three registers: the Pattern Polarity, Pattern Transition, and Pattern Mask registers. The detailed characteristics of each bit path (for example, the direction of data flow or whether a path is inverting or noninverting) are programmed using the Data Path Polarity, Data Direction, and Special I/O Control registers.

The primary control and status bits are grouped in a single register, the Command and Status register, so that after the port is initially configured, only this register must be accessed frequently. To facilitate initialization, the port logic is designed so that registers associated with an unrequired capability are ignored and do not have to be programmed.

The function of the special-purpose 4-bit port, Port C (Figure 5), depends upon the roles of Ports A and B. Port C provides the required handshake lines. Any bits of Port C not used as handshake lines can be used as I/O lines or to provide external access for the third counter/timer.

Since Port C's function is defined primarily by Ports A and B, only three registers (besides the Data Input and Output registers) are needed. These registers specify the details of each bit path: the Data Path Polarity, Data Direction, and Special I/O Control registers.

Architecture
(Continued)




Figure 5. Port C Block Diagram

The three counter/timers (Figure 6) are all identical. Each is comprised of a 16-bit down-counter, a 16-bit Time Constant register (which holds the value loaded into the down-counter), a 16-bit Current Count register (used to read the contents of the down-counter), and two 8-bit registers for control and status (the Mode Specification and the Command and Status registers).

The capabilities of the counter/timer are numerous. Up to four port I/O lines can be dedicated as external access lines for each counter/timer: counter input, gate input, trigger input, and counter/timer output. Three different counter/timer output duty cycles are available: pulse, one-shot, or square-wave.

The operation of the counter/timer can be programmed as either retriggerable or nonretriggerable. With these and other options, most counter/timer applications are covered.

There are five registers (Master Interrupt Control register, three Interrupt Vector registers, and the Current Vector register) associated with the interrupt logic. In addition the ports' Command and Status registers and the counter/timers' Command and Status registers include bits associated with the interrupt logic. Each of these registers contains three bits for interrupt control and status: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE).

Architecture
(Continued)




Figure 8. Counter/Timer Block Diagram

Functional Description

The following describes the functions of the ports, pattern-recognition logic, counter/timers, and interrupt logic.

I/O Port Operations. Of the CIO's three I/O ports, two (Ports A and B) are general-purpose, and the third (Port C) is a special-purpose 4-bit port. Ports A and B can be configured as input, output, or bidirectional ports with handshake. (Four different handshakes are available.) They can also be linked to form a single 16-bit port. If they are not used as ports with handshake, they provide 16 input or output bits with the data direction programmable on a bit-by-bit basis. Port B also provides access for Counter/Timers 1 and 2. In all configurations, Ports A and B can be programmed to recognize specific data patterns and to generate interrupts when the pattern is encountered.

The four bits of Port C provide the handshake lines for Ports A and B when required. A REQUEST/WAIT line can also be provided so that CIO transfers can be synchronized with DMAs or CPUs. Any Port C bits not used for handshake or REQUEST/WAIT can be used as input or output bits (individually data-direction programmable) or external access lines for Counter/Timer 3. Port C does not contain any pattern-recognition logic. It is, however, capable of bit-addressable writes. With this feature, any combination of bits can be set and/or cleared while the other bits remain undisturbed without first reading the register.

Bit Port Operations. In bit port operations, the

port's Data Direction register specifies the direction of data flow for each bit. A 1 specifies an input bit, and a 0 specifies an output bit. If bits are used as I/O bits for a counter/timer, they should be set as input or output, as required.

The Data Path Polarity register provides the capability of inverting the data path. A 1 specifies inverting, and a 0 specifies non-inverting. All discussions of the port operations assume that the path is noninverting.

The value returned when reading an input bit reflects the state of the input just prior to the read. A 1's catcher can be inserted into the input data path by programming a 1 to the corresponding bit position of the port's Special I/O Control register. When a 1 is detected at the 1's catcher input, its output is set to 1 until it is cleared. The 1's catcher is cleared by writing a 0 to the bit. In all other cases, attempted writes to input bits are ignored.

When Ports A and B include output bits, reading the Data register returns the value being output. Reads of Port C return the state of the pin. Outputs can be specified as open-drain by writing a 1 to the corresponding bit of the port's Special I/O Control register. Port C has the additional feature of bit-addressable writes. When writing to Port C, the four most significant bits are used as a write protect mask for the least significant bits (0-4, 1-5, 2-6, and 3-7). If the write protect bit is written with a 1, the state of the corresponding output bit is not changed.

Functional Description
(Continued)

Ports with Handshake Operation. Ports A and B can be specified as 8-bit input, output, or bidirectional ports with handshake. The CIO provides four different handshakes for its ports: Interlocked, Strobed, Pulsed, and 3-Wire. When specified as a port with handshake, the transfer of data into and out of the port and interrupt generation is under control of the handshake logic. Port C provides the handshake lines as shown in Table 1. Any Port C lines not used for handshake can be used as simple I/O lines or as access lines for Counter/Timer 3.

When Ports A and B are configured as ports with handshake, they are double-buffered. This allows for more relaxed interrupt service routine response time. A second byte can be input to or output from the port before the interrupt for the first byte is serviced. Normally, the Interrupt Pending (IP) bit is set and an interrupt is generated when data is shifted into the Input register (input port) or out of the Output register (output port). For input and output ports, the IP is automatically cleared when the data is read or written. In bidirectional ports, IP is cleared only by command. When the Interrupt on Two Bytes (ITB) control bit is set to 1, interrupts are generated only when two bytes of data are available to be read or written. This allows a minimum of 16 bits of information to be transferred on each interrupt. With ITB set, the IP is not automatically cleared until the second byte of data is read or written.

When the Single Buffer (SB) bit is set to 1, the port acts as if it is only single-buffered. This is useful if the handshake line must be stopped on a byte-by-byte basis.

Ports A and B can be linked to form a 16-bit port by programming a 1 in the Port Link Control (PLC) bit. In this mode, only Port A's Handshake Specification and Command and Status registers are used. Port B must be specified as a bit port. When linked, only Port A has pattern-match capability. Port B's

pattern-match capability must be disabled. Also, when the ports are linked, Port B's Data register must be read or written before Port A's.

When a port is specified as a port with handshake, the type of port it is (input, output, or bidirectional) determines the direction of data flow. The data direction for the bidirectional port is determined by a bit in Port C (Table 1). In all cases, the contents of the Data Direction register are ignored. The contents of the Special I/O Control register apply only to output bits (3-state or open-drain). Inputs may not have 1's catchers; therefore, those bits in the Special I/O Control register are ignored. Port C lines used for handshake should be programmed as inputs. The handshake specification overrides Port C's Data Direction register for bits that must be outputs. The contents of Port C's Data Path Polarity register still apply.

Interlocked Handshake. In the Interlocked Handshake mode, the action of the CIO must be acknowledged by the external device before the next action can take place. Figure 7 shows timing for Interlocked Handshake. An output port does not indicate that new data is available until the external device indicates it is ready for the data. Similarly, an input port does not indicate that it is ready for new data until the data source indicates that the previous byte of the data is no longer available, thereby acknowledging the input port's acceptance of the last byte. This allows the CIO to interface directly to the port of a Z8 microcomputer, a UPC, an FIO, an FIFO, or to another CIO port with no external logic.

A 4-bit deskew timer can be inserted in the Data Available (DAV) output for output ports. As data is transferred to the Buffer register, the deskew timer is triggered. After the number of PCLK cycles specified by the deskew timer time constant plus one, DAV is allowed to go Low. The deskew timer therefore guarantees that the output data is valid for a specified minimum amount of time before DAV

Port A/B Configuration	PC ₃	PC ₂	PC ₁	PC ₀
Ports A and B: Bit Ports	Bit I/O	Bit I/O	Bit I/O	Bit I/O
Port A: Input or Output Port (Interlocked, Strobed, or Pulsed Handshake)*	RFD or \overline{DAV}	\overline{ACKIN}	REQUEST/ \overline{WAIT} or Bit I/O	Bit I/O
Port B: Input or Output Port (Interlocked, Strobed, or Pulsed Handshake)*	REQUEST/ \overline{WAIT} or Bit I/O	Bit I/O	RFD or \overline{DAV}	\overline{ACKIN}
Port A or B: Input Port (3-Wire Handshake)	RFD (Output)	\overline{DAV} (Input)	REQUEST/ \overline{WAIT} or Bit I/O	DAC (Output)
Port A or B: Output Port (3-Wire Handshake)	\overline{DAV} (Output)	DAC (Input)	REQUEST/ \overline{WAIT} or Bit I/O	RFD (Input)
Port A or B: Bidirectional Port (Interlocked or Strobed Handshake)	RFD or \overline{DAV}	\overline{ACKIN}	REQUEST/ \overline{WAIT} or Bit I/O	IN/ \overline{OUT}

* Both Ports A and B can be specified input or output with Interlocked, Strobed, or Pulsed Handshake at the same time if neither uses REQUEST/ \overline{WAIT} .

Table 1. Port C Bit Utilization

**Functional
Description**
(Continued)

goes Low. Des skew timers are available for output ports independent of the type of handshake employed.

Strobed Handshake. In the Strobed Handshake mode, data is "strobed" into or out of the port by the external logic. The falling edge of the Acknowledge Input ($\overline{\text{ACKIN}}$) strobes data into or out of the port. Figure 7 shows timing for the Strobed Handshake. In contrast to the Interlocked handshake, the signal indicating the port is ready for another data transfer operates independently of the $\overline{\text{ACKIN}}$ input. It is up to the external logic to ensure that data overflows or underflows do not occur.

3-Wire Handshake. The 3-Wire Handshake is designed for the situation in which one output port is communicating with many input ports simultaneously. It is essentially the same as the Interlocked Handshake, except that two signals are used to indicate if an input port is ready for new data or if it has accepted the present data. In the 3-Wire Handshake (Figure 8), the rising edge of one status line indicates that the port is ready for data, and the rising edge of another status line indicates that the data has been accepted. With the 3-Wire Handshake, the output lines of many input ports can be bussed together with open-drain drivers; the output port knows when all the ports have accepted the data and are ready. This is the

same handshake as is used on the IEEE-488 bus. Because this handshake requires three lines, only one port (either A or B) can be a 3-Wire Handshake port at a time. The 3-Wire Handshake is not available in the bidirectional mode. Because the port's direction can be changed under software control, however, bidirectional IEEE-488-type transfers can be performed.

Pulsed Handshake. The Pulsed Handshake (Figure 9) is designed to interface to mechanical-type devices that require data to be held for long periods of time and need relatively wide pulses to gate the data into or out of the device. The logic is the same as the Interlocked Handshake mode, except that an internal counter/timer is linked to the handshake logic. If the port is specified in the input mode, the timer is inserted in the $\overline{\text{ACKIN}}$ path. The external $\overline{\text{ACKIN}}$ input triggers the timer and its output is used as the Interlocked Handshake's normal acknowledge input. If the port is an output port, the timer is placed in the Data Available ($\overline{\text{DAV}}$) output path. The timer is triggered when the normal Interlocked Handshake $\overline{\text{DAV}}$ output goes Low and the timer output is used as the actual $\overline{\text{DAV}}$ output. The counter/timer maintains all of its normal capabilities. This handshake is not available to bidirectional ports.




Figure 7. Interlocked and Strobed Handshakes




Figure 8. 3-Wire Handshake

**Functional
Description
(Continued)**

REQUEST/WAIT Line Operation. Port C can be programmed to provide a status signal output in addition to the normal handshake lines for either Port A or B when used as a port with handshake. The additional signal is either a REQUEST or WAIT signal. The REQUEST signal indicates when a port is ready to perform a data transfer via the CPU interface. It is intended for use with a DMA-type device. The WAIT signal provides synchronization for transfers with a CPU. Three bits in the Port Handshake Specification register provide controls for the REQUEST/WAIT logic. Because the extra Port C line is used, only one port can be specified as a port with a handshake and a REQUEST/WAIT line. The other port must be a bit port.

Operation of the REQUEST line is modified by the state of the port's Interrupt on Two Bytes (ITB) control bit. When ITB is 0, the REQUEST line goes active as soon as the CIO is ready for a data transfer. If ITB is 1, REQUEST does not go active until two bytes can be transferred. REQUEST stays active as long as a byte is available to be read or written.

The SPECIAL REQUEST function is reserved for use with bidirectional ports only. In this case, the REQUEST line indicates the status of the register not being used in the data path at that time. If the IN/OUT line is High, the REQUEST line is High when the Output register is empty. If IN/OUT is Low, the REQUEST line is High when the Input register is full.

Pattern-Recognition Logic Operation. Both Ports A and B can be programmed to generate interrupts when a specific pattern is recognized at the port. The pattern-recognition logic is independent of the port application, thereby allowing the port to recognize patterns in all of its configurations. The pattern can be independently specified for each bit as 1, 0, rising edge, falling edge, or any transition. Individual bits may be masked off. A pattern-match is defined as the simultaneous satisfaction of all nonmasked bit specifications in the AND mode or the satisfaction of any non-masked bit specifications in either of the OR or OR-Priority Encoded Vector modes.




Figure 9. Pulsed Handshake

The pattern specified in the Pattern Definition register assumes that the data path is programmed to be noninverting. If an input bit in the data path is programmed to be inverting, the pattern detected is the opposite of the one specified. Output bits used in the pattern-match logic are internally sampled before the invert/noninvert logic.

Bit Port Pattern-Recognition Operations. During bit port operations, pattern-recognition may be performed on all bits, including those used as I/O for the counter/timers. The input to the pattern-recognition logic follows the value at the pins (through the invert/noninvert logic) in all cases except for simple inputs with 1's catchers. In this case, the output of the 1's catcher is used. When operating in the AND or OR mode, it is the transition from a no-match to a match state that causes the interrupt. In the "OR" mode, if a second match occurs before the first match goes away, it does not cause an interrupt. Since a match condition only lasts a short time when edges are specified, care must be taken to avoid losing a match condition. Bit ports specified in the OR-Priority Encoded Vector mode generate interrupts as long as any match state exists. A transition from a no-match to a match state is not required.

The pattern-recognition logic of bit ports operates in two basic modes: transparent and latched. When the Latch on Pattern Match (LPM) bit is set to 0 (Transparent mode), the interrupt indicates that a specified pattern has occurred, but a read of the Data register does not necessarily indicate the state of the port at the time the interrupt was generated. In the Latched mode (LPM = 1), the state of all the port inputs at the time the interrupt was generated is latched in the input register and held until IP is cleared. In all cases, the PMF indicates the state of the port at the time it is read.

If a match occurs while IP is already set, an error condition exists. If the Interrupt On Error bit (IOE) is 0, the match is ignored. However, if IOE is 1 after the first IP is cleared, it is automatically set to 1 along with the Interrupt Error (ERR) flag. Matches occurring while ERR is set are ignored. ERR is cleared when the corresponding IP is cleared.

When a pattern-match is present in the OR-Priority Encoded Vector mode, IP is set to 1. The IP cannot be cleared until a match is no longer present. If the interrupt vector is allowed to include status, the vector returned during Interrupt Acknowledge indicates the highest priority bit matching its specification at the time of the Acknowledge cycle. Bit 7 is the highest priority and bit 0 is the lowest. The bit initially causing the interrupt may not be the one indicated by the vector if a higher priority bit matches before the Acknowledge. Once the

Functional Description
(Continued)

Acknowledge cycle is initiated, the vector is frozen until the corresponding IP is cleared. Where inputs that cause interrupts might change before the interrupt is serviced, the 1's catcher can be used to hold the value. Because a no-match to match transition is not required, the source of the interrupt must be cleared before IP is cleared or else a second interrupt is generated. No error detection is performed in this mode, and the Interrupt On Error bit should be set to 0.

Ports with Handshake Pattern-Recognition Operation. In this mode, the handshake logic normally controls the setting of IP and, therefore, the generation of interrupt requests. The pattern-match logic controls the Pattern-Match Flag (PMF). The data is compared with the match pattern when it is shifted from the Buffer register to the Input register (input port) or when it is shifted from the Output register to the Buffer register (output port). The pattern match logic can override the handshake logic in certain situations. If the port is programmed to interrupt when two bytes of data are available to be read or written, but the first byte matches the specified pattern, the pattern-recognition logic sets IP and generates an interrupt. While PMF is set, IP cannot be cleared by reading or writing the data registers. IP must be cleared by command. The input register is not emptied while IP is set, nor is the output register filled until IP is cleared.

If the Interrupt on Match Only (IMO) bit is set, IP is set only when the data matches the pattern. This is useful in DMA-type application when interrupts are required only after a block of data is transferred.

Counter/Timer Operation. The three independent 16-bit counter/timers consist of a presetable 16-bit down counter, a 16-bit Time Constant register, a 16-bit Current Counter register, an 8-bit Mode Specification register, an 8-bit Command and Status register, and the associated control logic that links these registers.

Function	C/T ₁	C/T ₂	C/T ₃
Counter/Timer Output	PB 4	PB 0	PC 0
Counter Input	PB 5	PB 1	PC 1
Trigger Input	PB 6	PB 2	PC 2
Gate Input	PB 7	PB 3	PC 3

Table 2. Counter/Timer External Access

The flexibility of the counter/timers is enhanced by the provision of up to four lines per counter/timer (counter input, gate input, trigger input, and counter/timer output) for direct external control and status. Counter/Timer 1's external I/O lines are provided by the four most significant bits of Port B. Counter/Timer 2's are provided by the four least significant bits of Port B. Counter/Timer 3's external I/O lines are provided by the four bits of Port C. The utilization of these lines (Table 2) is programmable on a bit-by-bit basis via the Counter/Timer Mode Specification registers.

When external counter/timer I/O lines are to be used, the associated port lines must be vacant and programmed in the proper data direction. Lines used for counter/timer I/O have the same characteristics as simple input lines. They can be specified as inverting or noninverting; they can be read and used with the pattern-recognition logic. They can also include the 1's catcher input.

Counter/Timers 1 and 2 can be linked internally in three different ways. Counter/Timer 1's output (inverted) can be used as Counter/Timer 2's trigger, gate, or counter input. When linked, the counter/timers have the same capabilities as when used separately. The only restriction is that when Counter/Timer 1 drives Counter/Timer 2's count input, Counter/Timer 2 must be programmed with its external count input disabled.

There are three duty cycles available for the timer/counter output: pulse, one-shot, and square-wave. Figure 10 shows the counter/timer waveforms. When the Pulse mode




Figure 10. Counter/Timer Waveforms

**Functional
Description**
(Continued)

is specified, the output goes High for one clock cycle, beginning when the down-counter leaves the count of 1. In the One-Shot mode, the output goes High when the counter/timer is triggered and goes Low when the down-counter reaches 0. When the square-wave output duty cycle is specified, the counter/timer goes through two full sequences for each cycle. The initial trigger causes the down-counter to be loaded and the normal count-down sequence to begin. If a 1 count is detected on the down-counter's clocking edge, the output goes High and the time constant value is reloaded. On the clocking edge, when both the down-counter and the output are 1's, the output is pulled back Low.

The Continuous/Single Cycle (C/SC) bit in the Mode Specification register controls operation of the down-counter when it reaches terminal count. If C/SC is 0 when a terminal count is reached, the countdown sequence stops. If the C/SC bit is 1 each time the countdown counter reaches 1, the next cycle causes the time constant value to be reloaded. The time constant value may be changed by the CPU, and on reload, the new time constant value is loaded.

Counter/timer operations require loading the time constant value in the Time Constant register and initiating the countdown sequence by loading the down-counter with the time constant value. The Time Constant register is accessed as two 8-bit registers. The registers are readable as well as writable, and the access order is irrelevant. A 0 in the Time Constant register specifies a time constant of 65,536. The down-counter is loaded in one of three ways: by writing a 1 to the Trigger Command Bit (TCB) of the Command and Status register, on the rising edge of the external trigger input, or, for Counter/Timer 2 only, on the rising edge of Counter/Timer 1's internal output if the counters are linked via the trigger input. The TCB is write-only, and read always returns 0.

Once the down-counter is loaded, the countdown sequence continues toward terminal count as long as all the counter/timers' hardware and software gate inputs are High. If any of the gate inputs goes Low (0), the countdown halts. It resumes when all gate inputs are 1 again.

The reaction to triggers occurring during a countdown sequence is determined by the state of the Retrigger Enable Bit (REB) in the Mode Specification register. If REB is 0, retriggers are ignored and the countdown continues normally. If REB is 1, each trigger causes the down-counter to be reloaded and the countdown sequence starts over again. If the output is programmed in the Square-Wave mode, retrigger causes the sequence to start over from the initial load of the time constant.

The rate at which the down-counter counts is determined by the mode of the counter/timer. In the Timer mode (the External Count Enable [ECE] bit is 0), the down-counter is clocked internally by a signal that is half the frequency of the PCLK input to the chip. In the Counter mode (ECE is 1), the down-counter is decremented on the rising edge of the counter/timer's counter input.

Each time the counter reaches terminal count, its Interrupt Pending (IP) bit is set to 1, and if interrupts are enabled (IE = 1), an interrupt is generated. If a terminal count occurs while IP is already set, an internal error flag is set. As soon as IP is cleared, it is forced to 1 along with the Interrupt Error (ERR) flag. Errors that occur after the internal flag is set are ignored.

The state of the down-counter can be determined in two ways: by reading the contents of the down-counter via the Current Count register or by testing the Count In Progress (CIP) status bit in the Command and Status register. The CIP status bit is set when the down-counter is loaded; it is reset when the down-counter reaches 0. The Current Count register is a 16-bit register, accessible as two 8-bit registers, which mirrors the contents of the down-counter. This register can be read anytime. However, reading the register is asynchronous to the counter's counting, and the value returned is valid only if the counter is stopped. The down-counter can be reliably read "on the fly" by the first writing of a 1 to the Read Counter Control (RCC) bit in the counter/timer's Command and Status register. This freezes the value in the Current Count register until a read of the least significant byte is performed.

Interrupt Logic Operation. The CIO has five potential sources of interrupts: the three counter/timers and Ports A and B. The priorities of these sources are fixed in the following order: Counter/Timer 3, Port A, Counter/Timer 2, Port B, and Counter/Timer 1. Since the counter/timers all have equal capabilities and Ports A and B have equal capabilities, there is no adverse impact from the relative priorities.

The CIO interrupt priority, relative to other components within the system, is determined by an interrupt daisy chain. Two pins, Interrupt Enable In (IEI) and Interrupt Enable Out (IEO), provide the input and output necessary to implement the daisy chain. When IEI is pulled Low by a higher priority device, the CIO cannot request an interrupt of the CPU. The following discussion assumes that the IEI line is High.

Each source of interrupt in the CIO contains three bits for the control and status of the interrupt logic: an Interrupt Pending (IP) status bit, an Interrupt Under Service (IUS)

Functional Description
(Continued)

status bit, and an Interrupt Enable (IE) control bit. IP is set when an event requiring CPU intervention occurs. The setting of IP results in forcing the Interrupt (INT) output Low, if the associated IE is 1.

The IUS status bit is set as a result of the Interrupt Acknowledge cycle by the CPU and is set only if its IP is of highest priority at the time the Interrupt Acknowledge commences. It can also be set directly by the CPU. Its primary function is to control the interrupt daisy chain. When set, it disables lower priority sources in the daisy chain, so that lower priority interrupt sources do not request servicing while higher priority devices are being serviced.

The IE bit provides the CPU with a means of masking off individual sources of interrupts. When IE is set to 1, interrupt is generated normally. When IE is set to 0, the IP bit is set when an event occurs that would normally require service; however, the INT output is not forced Low.

The Master Interrupt Enable (MIE) bit allows all sources of interrupts within the CIO to be disabled without having to individually set each IE to 0. If MIE is set to 0, all IPs are masked off and no interrupt can be requested or acknowledged. The Disable Lower Chain (DLC) bit is included to allow the CPU to modify the system daisy chain. When the DLC bit is set to 1, the CIO's IEO is forced Low, independent of the state of the CIO or its IEI

input, and all lower priority devices' interrupts are disabled.

As part of the Interrupt Acknowledge cycle, the CIO is capable of responding with an 8-bit interrupt vector that specifies the source of the interrupt. The CIO contains three vector registers: one for Port A, one for Port B, and one shared by the three counter/timers. The vector output is inhibited by setting the No Vector (NV) control bit to 1. The vector output can be modified to include status information to pinpoint more precisely the cause of interrupt. Whether the vector includes status or not is controlled by a Vector Includes Status (VIS) control bit. Each base vector has its own VIS bit and is controlled independently. When MIE = 1, reading the base vector register always includes status, independent of the state of the VIS bit. In this way, all the information obtained by the vector, including status, can be obtained with one additional instruction when VIS is set to 0. When MIE = 0, reading the vector register returns the unmodified base vector so that it can be verified. Another register, the Current Vector register, allows use of the CIO in a polled environment. When read, the data returned is the same as the interrupt vector that would be output in an acknowledge, based on the highest priority IP set. If no unmasked IPs are set, the value FF_H is returned. The Current Vector register is read-only.

Programming

The data registers within the CIO are directly accessed by address lines A₀ and A₁ (Table 3). All other internal registers are accessed by the following two-step sequence, with the address lines specifying a control operation. First, write the address of the target register to an internal 6-bit Pointer Register; then read from or write to the target register. The Data registers can also be accessed by this method.


An internal state machine determines if accesses with A₀ and A₁ equaling 1 are to the Pointer Register or to an internal control register (Figure 11). Following any control read operation, the state machine is in State 0 (the next control access is to the Pointer Register). This can be used to force the state machine into a known state. Control reads in State 0 return the contents of the last register

pointed to. Therefore, a register can be read continuously without writing to the Pointer. While the CIO is in State 1 (next control access is to the register pointed to), many internal operations are suspended—no IPs are set and internal status is frozen. Therefore, to minimize interrupt latency and to allow continuous status updates, the CIO should not be left in State 1.

The CIO is reset by forcing RD and WR Low simultaneously (normally an illegal condition) or by writing a 1 to the Reset bit. Reset disables all functions except a read from or write to the Reset bit; writes to all other bits are ignored, and all reads return 01_H. In this state, all control bits are forced to 0 and may be programmed only after clearing the Reset bit (by writing a 0 to it).

A ₁	A ₀	Register
0	0	Port C's Data Register
0	1	Port B's Data Register
1	0	Port A's Data Register
1	1	Control Registers

Table 3. Register Selection



NOTE: State changes occur only when A₀ = A₁ = 1. No other accesses have effect.

Figure 11. State Machine Operation

Registers





Figure 12. Master Control Registers



Port Command and Status Registers

Addresses: 100001 Port A
101001 Port B
(Read/Write)




Figure 13. Port Specification Registers

Registers (Continued)

Data Path Polarity Registers

Addresses: 100010 Port A
101010 Port B
000101 Port C (4 LSBs only)
(Read/Write)



DATA PATH POLARITY (OPP)
0 = NON-INVERTING
1 = INVERTING

Data Direction Registers


Addresses: 100011 Port A
101011 Port B
000110 Port C (4 LSBs only)
(Read/Write)



DATA DIRECTION (DD)
0 = OUTPUT BIT
1 = INPUT BIT

Special I/O Control Registers

Addresses: 100100 Port A
101100 Port B
000111 Port C (4 LSBs only)
(Read/Write)



SPECIAL INPUT/OUTPUT (SIO)
0 = NORMAL INPUT OR OUTPUT
1 = OUTPUT WITH OPEN DRAIN OR
INPUT WITH 1% CATCHER

Figure 14. Bit Path Definition Registers

Port Data Registers


Addresses: 001101 Port A*
001110 Port B*
(Read/Write)



*These registers can be
addressed directly.

Port C Data Register

Address: 001111*
(Read/Write)



4 MSBs
0 = WRITING OF CORRESPONDING LBS ENABLED
1 = WRITING OF CORRESPONDING LBS DISABLED
(READ RETURNS 1)

Figure 15. Port Data Registers


Pattern Polarity Registers (PP)

Addresses: 100101 Port A
101101 Port B
(Read/Write)



Pattern Transition Registers (PT)

Addresses: 100110 Port A
101110 Port B
(Read/Write)



Pattern Mask Registers (PM)

Addresses: 100111 Port A
101111 Port B
(Read/Write)




PM	PT	PP	PATTERN SPECIFICATION
0	0	1	BIT MASKED OFF
0	1	1	ANY TRANSITION
1	0	0	ZERO
1	0	1	ONE
1	1	0	ONE-TO-ZERO TRANSITION (N)
1	1	1	ZERO-TO-ONE TRANSITION (I)

Figure 16. Pattern Definition Registers

Registers (Continued)


Counter/Timer Command and Status Registers

Addresses: 011100 Counter/Timer 1
011101 Counter/Timer 2
011110 Counter/Timer 3
(Read/Write)




Counter/Timer Mode Specification Registers

Addresses: 001010 Counter/Timer 1
001011 Counter/Timer 2
001100 Counter/Timer 3
(Read/Partial Write)



Counter/Timer Current Count Registers

Addresses: 010000 Counter/Timer 1's MSB
010001 Counter/Timer 1's LSB
010010 Counter/Timer 2's MSB
010011 Counter/Timer 2's LSB
010100 Counter/Timer 3's MSB
010101 Counter/Timer 3's LSB
(Read Only)



Counter/Timer Time Constant Registers

Addresses: 010110 Counter/Timer 1's MSB
010111 Counter/Timer 1's LSB
011000 Counter/Timer 2's MSB
011001 Counter/Timer 2's LSB
011010 Counter/Timer 3's MSB
011011 Counter/Timer 3's LSB
(Read/Write)




Figure 17. Counter/Timer Registers

Registers (Continued)

Interrupt Vector Register
Addresses: 000010 Port A
000011 Port B
000100 Counter/Timers
(Read/Write)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

INTERRUPT VECTOR

PORT VECTOR STATUS

PRIORITY ENCODED VECTOR MODE:

D₂ D₁ D₀
x x x NUMBER OF HIGHEST PRIORITY BIT
WITH A MATCH

ALL OTHER MODES:

D₂ D₁ D₀
0 0 0 NORMAL
0 0 1 ERROR

COUNTER/TIMER STATUS

D₂ D₁
0 0 C/T 3
0 1 C/T 2
1 0 C/T 1
1 1 ERROR

Current Vector Register
Address: 011111
(Read only)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

INTERRUPT VECTOR BASED
ON HIGHEST PRIORITY
UNMASKED IF.
IN NO INTERRUPT PENDING
ALL 1's OUTPUT.

Figure 18. Interrupt Vector Registers

Register Address Summary

Main Control Registers

Address (AD ₇ -AD ₀)	Register Name
000000XX	Master Interrupt Control
000001XX	Master Configuration Control
000010XX	Port A's Interrupt Vector
000011XX	Port B's Interrupt Vector
000100XX	Counter/Timer's Interrupt Vector
000101XX	Port C's Data Path Polarity
000110XX	Port C's Data Direction
000111XX	Port C's Special I/O Control

Most Often Accessed Registers

Address (AD ₇ -AD ₀)	Register Name
001000XX	Port A's Command and Status
001001XX	Port B's Command and Status
001010XX	Counter/Timer 1's Control
001011XX	Counter/Timer 2's Control
001100XX	Counter/Timer 3's Control
001101XX	Port A's Data (can be accessed directly)
001110XX	Port B's Data (can be accessed directly)
001111XX	Port C's Data (can be accessed directly)

Counter/Timer Related Registers

Address (AD ₇ -AD ₀)	Register Name
010000XX	Counter/Timer 1's Current Count-MSBs
010001XX	Counter/Timer 1's Current Count-LSBs
010010XX	Counter/Timer 2's Current Count-MSBs
010011XX	Counter/Timer 2's Current Count-LSBs
010100XX	Counter/Timer 3's Current Count-MSBs
010101XX	Counter/Timer 3's Current Count-LSBs
010110XX	Counter/Timer 1's Time Constant-MSBs
010111XX	Counter/Timer 1's Time Constant-LSBs

Counter/Timer Related Registers (Continued)

Address (AD ₇ -AD ₀)	Register Name
011000XX	Counter/Timer 2's Time Constant-MSBs
011001XX	Counter/Timer 2's Time Constant-LSBs
011010XX	Counter/Timer 3's Time Constant-MSBs
011011XX	Counter/Timer 3's Time Constant-LSBs
011100XX	Counter/Timer 1's Mode Specification
011101XX	Counter/Timer 2's Mode Specification
011110XX	Counter/Timer 3's Mode Specification
011111XX	Current Vector

Port A Specification Registers

Address (AD ₇ -AD ₀)	Register Name
100000XX	Port A's Mode Specification
100001XX	Port A's Handshake Specification
100010XX	Port A's Data Path Polarity
100011XX	Port A's Data Direction
100100XX	Port A's Special I/O Control
100101XX	Port A's Pattern Polarity
100110XX	Port A's Pattern Transition
100111XX	Port A's Pattern Mask

Port B Specification Registers

Address (AD ₇ -AD ₀)	Register Name
101000XX	Port B's Mode Specification
101001XX	Port B's Handshake Specification
101010XX	Port B's Data Path Polarity
101011XX	Port B's Data Direction
101100XX	Port B's Special I/O Control
101101XX	Port B's Pattern Polarity
101110XX	Port B's Pattern Transition
101111XX	Port B's Pattern Mask