project_cursor/comparateur_18bits/struct

Declarations

Ports:

A : std_ulogic_vector(17 DOWNTO 0)
B : std_ulogic_vector(17 downto 0)
resultat : std_ulogic

Diagram Signals:


SIGNAL logic 0 : std_uLogic SIGNAL result : std_ulogic_vector(18 DOWNTO 0)

Package List


LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.numeric_std.all; LIBRARY gates; USE gates.gates.all;



Α



g0: FOR i IN 0 TO 17 GENERATE



<company name=""></company>		Project:	hds
		<enter comments="" here=""></enter>	
Title:	<enter diagram="" here="" title=""></enter>		
Path:	project_cursor/comparateur_18bits/struct		
Edited:	by Etienne on 02 déc. 2023		