# 实验四:串行IO接口设计

班级: 提高2301班

姓名: 张禹阳

学号: U202314270

### 实验目的


- 掌握GPIO IP核的工作原理和使用方法
- 掌握中断控制方式的 IO 接口设计原理
- 掌握中断程序设计方法
- 掌握 IO 接口程序控制方法

## 实验任务


利用SPI IP 核,timer IP 核以及 DA 模块,控制 DA 模块输出周期可变锯齿波,且锯齿波周期由 switch 控制。锯齿波周期最长约为 1s,最短约为 60ms

### 实验原理


硬件电路框图



#### 根据硬件电路框图搭建的硬件平台整体框图如下:



### 软件流程图



### 实验代码

chainsaw wave.c

```
//DAC:SPI0
# include "math.h"
# include "xgpio_l.h"
# include "stdio.h"
# include "xtmrctr_l.h"
# include "xspi_l.h"
# include "xintc_l.h"
# include "xil_io.h"
# include "xil_exception.h"
# define VALUE_switch 1000000 - 2
# define spi_T 46875-2
# define change_T 48958 //步长60ms
void timer_handle() __attribute__ ((fast_interrupt));
void timer0_handle(); // 波形输出
void timer1_handle(); // 定时读取开关的值
int samples[128]; // 样本点,用于形成锯齿波
int int_times;
int T; // 开关值
int main()
    int status;
    Xil_Out16(XPAR_AXI_GPIO_0_BASEADDR + XGPIO_TRI_OFFSET, 0xffff);//sw
```

```
//定时器T0初始化: 发送数据
   Xil Out32(XPAR TMRCTR_0_BASEADDR + XTC_TLR_OFFSET, spi_T);
   Xil Out32(XPAR TMRCTR 0 BASEADDR + XTC TCSR OFFSET,
XTC CSR DOWN COUNT MASK | XTC CSR LOAD MASK |
XTC_CSR_ENABLE_INT_MASK);
    status = Xil_In32(XPAR_TMRCTR_0_BASEADDR + XTC_TCSR_OFFSET);
   status = (status & (~XTC_CSR_LOAD_MASK)) | XTC_CSR_ENABLE_TMR_MASK;
   Xil Out32(XPAR TMRCTR 0 BASEADDR + XTC TCSR OFFSET, status);
   //初始化T1: 读取开关值
   Xil Out32(XPAR AXI_TIMER 0 BASEADDR + XTC_TIMER_COUNTER OFFSET +
XTC_TCSR_OFFSET,
       Xil_In32(XPAR_AXI_TIMER_0_BASEADDR + XTC TIMER COUNTER OFFSET +
XTC_TCSR_OFFSET) & ~XTC_CSR_ENABLE_TMR_MASK);
   Xil Out32(XPAR AXI TIMER 0 BASEADDR + XTC TIMER COUNTER OFFSET +
XTC_TLR_OFFSET, VALUE_switch);
   Xil Out32(XPAR AXI_TIMER 0 BASEADDR + XTC_TIMER_COUNTER_OFFSET +
XTC_TCSR_OFFSET,
       Xil In32(XPAR AXI TIMER 0 BASEADDR + XTC TIMER COUNTER OFFSET +
XTC TCSR OFFSET) | XTC CSR LOAD MASK);
   Xil Out32(XPAR AXI_TIMER 0 BASEADDR + XTC_TIMER_COUNTER_OFFSET +
XTC_TCSR_OFFSET,
       (Xil In32(XPAR AXI TIMER 0 BASEADDR + XTC TIMER COUNTER OFFSET +
XTC TCSR OFFSET)
       8 ~XTC_CSR_LOAD_MASK) | XTC_CSR_ENABLE_TMR_MASK |
XTC CSR AUTO RELOAD MASK | XTC CSR DOWN COUNT MASK);
   //spi初始化
   Xil Out32(XPAR SPI 0 BASEADDR + XSP SRR OFFSET, XSP SRR RESET MASK);
   Xil Out32(XPAR SPI 0 BASEADDR + XSP CR OFFSET, XSP CR ENABLE MASK
XSP CR MASTER MODE MASK
       XSP CR RXFIFO RESET MASK);
   Xil_Out32(XPAR_SPI_0_BASEADDR + XSP_SSR_OFFSET, 0x0);
   Xil Out32(XPAR SPI 0 BASEADDR + XSP DTR OFFSET, 0x0);
   //中断控制器初始化
   Xil Out32(XPAR INTC 0 BASEADDR +
XIN IAR OFFSET, Xil In32(XPAR INTC 0 BASEADDR + XIN ISR OFFSET));
   Xil_Out32(XPAR_INTC 0 BASEADDR +
XIN_IER_OFFSET, XPAR_AXI_TIMER_O_INTERRUPT_MASK);
   Xil_Out32(XPAR_INTC 0 BASEADDR +
XIN IMR OFFSET, XPAR AXI TIMER 0 INTERRUPT MASK);
   Xil_Out32(XPAR_INTC_0_BASEADDR +
```

```
XIN MER OFFSET,XIN INT MASTER ENABLE MASK XIN INT HARDWARE ENABLE MASK);
    Xil_Out32(XPAR_INTC_0_BASEADDR + XIN_IVAR_OFFSET + 4 *
XPAR INTC 0 TMRCTR 0 VEC ID, (int)timer handle);
    microblaze_enable_interrupts();
    for (int i = 0; i < 128; i++)
        samples[i] = 32 * i;
    return 0;
}
void timer_handle() {
    int status;
   // 判断 T0 中断
    status = Xil In32(XPAR AXI TIMER 0 BASEADDR + XTC TCSR OFFSET);
    if ((status 8 XTC_CSR_INT_OCCURED_MASK) == XTC_CSR_INT_OCCURED_MASK) {
       timer0_handle();
    }
    Xil Out32(XPAR AXI TIMER 0 BASEADDR + XTC TCSR OFFSET, status);
    // 判断 T1 中断
    status = Xil_In32(XPAR_AXI_TIMER_0_BASEADDR + XTC_TIMER_COUNTER_OFFSET +
XTC_TCSR_OFFSET);
    if ((status 8 XTC_CSR_INT_OCCURED_MASK) == XTC_CSR_INT_OCCURED_MASK) {
       timer1_handle();
    Xil Out32(XPAR AXI TIMER 0 BASEADDR + XTC TIMER COUNTER OFFSET +
XTC_TCSR_OFFSET, status);
}
// TO 中断事务处理
void timer0_handle() {
    int_times++;
   if(int_times == 128)
       int_times = 0;
   Xil_Out32(XPAR_SPI_0_BASEADDR + XSP_DTR_OFFSET, samples[int_times]);
}
// T1 中断事务处理
void timer1_handle() {
    T = Xil In16(XPAR AXI GPIO 0 BASEADDR + XGPIO DATA OFFSET) 8 0xf;
    Xil Out32(XPAR AXI TIMER 0 BASEADDR + XTC TLR OFFSET, spi T + T *
change_T);
}
```

## 实验结果

