



# Single Cycle RV-32I Processor



#### Introduction

In this project, It is required to implement a 32-bit single-cycle microarchitecture RISC-V processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. In other words, instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle, Also, the program and data memory have their own address and data buses for communication with the processor Unit.





Figure 1: Complete single-cycle RISC-V processor



# **Main Modules**

### 1. ALU

An Arithmetic/Logical Unit (ALU) combines a variety of mathematical and logical operations into a single unit. For example, a typical ALU might perform addition, subtraction, magnitude comparison, AND, and OR operations. ALU forms the heart of most computer systems. The 3-bit ALU Control signal specifies the operation. The ALU generates a **32-bit ALU Result, a Zero flag** that indicates whether ALU Result == 0, and a sign flag that indicates ALU result sign (ALU Result [31]). I also added an optional overflow flag.








## 2. Program Counter

#### 2.1. Program Counter Register


To fetch the instructions from the instruction memory, we need a pointer to keep track of the address of the current instruction for this task we use the program counter. The program counter is simply a 32-bit register that has the address of the current instruction at its output and the address of the next instruction at its input. Firstly, you need to implement this register and then the logic that calculates the address of the next instruction. The program counter has four inputs a 32-bit word which is the next address, the clock signal, asynchronous reset, and a load signal (always high except for the HLT instruction). And have one 32-bit output PC.





#### 2.2 Next PC calculation logic

Now we need to implement the logic that calculates the address of the next instruction. Normally the address of the next instruction is PC + 4, but in the case of a taken branch the address of the next instruction is PC + target. The circuit that handles this consists of 3 elements, a 2x1 multiplexer and two binary adders that have the current value of PC at one of its operands as you can see in figure one. This circuit has two inputs a 32-bit number ImmExt that is coming from the sign extend unit (target address for branch instructions) and PCSrc signal to select the right source for next PC. And has one 32-bit output which is the next PC.



```
'timescale ins/lps
module NextPCLogic (
    input [31:0] PC, // Current program counter
    input [31:0] JimmExt, // Sign-extended immediate (branch target offset)
    input PCSrc, // Control signal for branch selection
    output [31:0] PCNext // Next program counter value
);


// Internal signals
wire [31:0] PC_plus_4;
wire [31:0] PC_plus_offset;

// Calculate both possible next addresses
assign PC_plus_0ffset = PC + 32'04;
assign PC_plus_0ffset = PC + HammExt;

// Select appropriate next PC based on PCSrc
assign PCNext = (PCSrc) ? PC_plus_offset : PC_plus_4;
endmodule
```

## 3. Instruction memory

- The instruction memory has a single read port.
- It takes a 32-bit instruction address input, A, and reads the 32-bit data (i.e., instruction) from that address onto the read data output, RD.
- The PC is simply connected to the address input of the instruction memory.
- The instruction memory reads out, or fetches, the 32-bit instruction, labeled Instr.
- Our instruction memory is a Read Only Memory (ROM) that holds the program that your CPU will execute.
- The ROM Memory has width = 32 bits and depth = 64 entries.
- Instructions are read asynchronously.






# 4. Register File

- The Register File contains the 32-bit registers.
- The register file has two read output ports (RD1 and RD2) and a single input write port (WD3), RD1 and RD2 are read with no respect to the clock edge.
- The register file is read asynchronously and written synchronously at the rising edge of the clock.
- The register file supports simultaneous read and writes. The register file has width = 32 bits and depth = 32 entries supports simultaneous read and writes.
- The register file has active low asynchronous reset signal.
- A1 is the register address from which the data are read through the output port RD1. Whereas A2 is corresponding to the register address of output port RD2.



## 5. Data Memory

- It has a single read/write port.
- If its write enable, WE, is asserted, then it writes data WD into address A on the rising edge of the clock.
- It reads are asynchronous while writes are synchronous to the rising edge of the "clk" signal.
- The Word width of the data memory is 32-bits to match the datapath width. The data memory contains 64 entries.
- RD is read with no respect to the clock edge.
- A is the memory address from which the data are read through the output port RD.



```
``timescale lns/ lps
module DataMemory(
   input wire clk,
   input wire WE,
   input wire [31:0] addr,
   input wire [31:0] din,
   output wire [31:0] dout

// Data input (write)
   output wire [31:0] dout

// Data output (read)

);

// 64 words of 32-bit memory
   reg [31:0] memory [0:63];

// Write operation (synchronous)
   always @(posedge clk)
   begin


   if (WE == 1) begin
       memory[addr[31:2]] <= din;
   end
   end


//Read Operation (asynchronous)
   assign dout = memory[addr[31:2]];
  endmodule</pre>
```



## 6. Control Unit

The control unit computes the control signals based on the opcode and funct3, funct7 fields of the instruction, Instr[14:12] and Instr[30] respectively. Most of the control information comes from the opcode, but R-type instructions and I-type instructions also use the funct3 and funct7 fields to determine the ALU operation. Thus, I will simplify our design by factoring the control unit into two blocks of combinational logic






```
dule Control_Unit
hput [6:0] opcode,
output reg RegWrite,
output reg [1:0] ImmSrc,
output reg ALUSrc,
output reg MemWrite,
output reg [1:0] ResultSrc,
output reg [1:0] ResultSrc,
output reg Branch,
ays @(*) begin
case (opcode)
7'b0000011: begin // load
7'b0000011: begin // load
RegWrite = 1;
Immsrc = 2'b00;
ALUSrc = 1;
MemWrite = 0;
ResultSrc = 2'b01;
Branch = 0;
Alupp = 2'b00;
                                                                                                                                            | Deliber | Deli
                                                                                                                                                        d
bool0011: begin // I-type (immediate ALU ops
RegWrite = 1;
ImmSrc = 2'b00;
ALUSrc = 1;
MemWrite = 0;
ResultSrc = 2'b00;
Branch = 0;
ALUOp = 2'b10;
                                                                                                                  nd
'b1100011: begin // branch
RegWrite = 0;
ImmSrc = 2'b10;
ALUSrc = 0;
MemWrite = 0;
ResultSrc = 2'bxx;
                                                                                                                                                                                                                                                                                                     = 0;
= 2'b00;
= 0;
= 0;
= 2'b00;
```



## **6.1 ALU Decoder**




```
end
original for ALBControl = 3 Debbs
endrane
endrane
endrane
```



#### **Small modules**

#### 1. Sign extend


Sign extension simply copies the sign bit (most significant bit) of a short input (16 bits) into all the upper bits of the longer output (32 bits).



#### **→**example


- Inst [15:0] = <u>0</u>000 0000 0011 1101 ImmExt = <u>0000 0000 0000 0</u>000 0000 0011 1101
- Inst [15:0] = **1**000 0000 0011 1101

ImmExt = **1111 1111 1111 1111 1**000 0000 0011 1101





# Final Processor top module and full schematic



```
. .
 `timescale lns/lps
module RISC_V_Processor(
          input clk,
input reset,
output[31:0]no
        //Wires
wire [31:0] PC;
wire PCSrc;
wire [31:0] DataMemory_out;
wire [31:0] ImmExt;
wire [31:0] RDl, RD2, WD3;
wire [31:0] ALUResult;
wire [31:0] instruction_out;
wire Zero, Sign;
         // Control signals
wire RegWrite,ALUSTrc, MemWrite,Branch;
wire [1:0] ImmSrc, ALUOp;
wire [1:0] ALUControl;
wire [2:0] ALUControl;
wire[31:0]PCNext_from_PCNext_Calc;
       // Sign Extend
SignExt sign_ext(
    .Instr(instruction_out),
    .ImmSrc(ImmSrc),
    .ImmExt(ImmExt)
  //PC Logic
NextPCLogic PC_Next (
                              .PC(PC),
.ImmExt(ImmExt),
.PCSrc(PCSrc),
.PCNext(PCNext_from_PCNext_Calc)
                  ProgramCounter P_C (
.clk(clk),
.areset(.reset),
.load(1'bl),
.PONext(PCNext_from_PCNext_Calc),
.PC(PC)
// Instruction Memory (ROM)
ROM imem(
             addr(PC).
         // Register File
RegFile reg_file(
.clk(clk),
.resef(reset),
.RegWrite(RegWrite),
.al(instruction_out[19:15]),
.a2(instruction_out[24:20]),
.a3(instruction_out[11:7]),
.w33(W03),
.rd1(RD1),
.rd2(RD2)
         // ALU Decoder
Dec alu_dec (
    ALUOp(ALUOp),
    funct3(instruction_out[14:12]),
    funct7_5(instruction_out[30]),
    ALUControl(ALUControl)
         //Data Memory
DataMemory dmem(
.ck(clk),
.addr(ALUResult),
.din(RD2),
.WE(MemWrite),
.dout(DataMemory_out)
          assign PCSrc = Branch && (
(instruction_out[14:12] == 3'b000 && Zero) ||
(instruction_out[14:12] == 3'b001 && ~Zero) ||
(instruction_out[14:12] == 3'b100 && Sign)
```

#### **Final results and simulations**

# **FIBONACCI series**

#### Machine code

00004033 00000093 00100113 00100193 00100213 00000293 00a00313 00000393 00418c63 00110133 404181b3 00229393 0023a023 00420a63 002080b3 004181b3 00229393 0013a023 00128293 fc62cae3 00000000

#### C-code

```
#include <iostream>
using namespace std;
int main()
 \{ int x = 0;
  int y = 1;
  int sel = 1;
  for (int i = 0; i < 10; i++)
     if (sel == 1)
      \{ x = x + y;
       sel = 2;
     cout << x << endl; }</pre>
       else
      \{ y = x + y;
       sel = 1;
     cout << y << endl;}
 }
}
```




## **Assembly code**

```
0: xor x0,x0,x0
                   # reference register, always = 0
4: addi x1,x0,0
                   # data register (containing one of the last two values in FIBONACCI series)
8: addi x2,x0,1
                   # data register (containing the other value)
12: addi x3,x0,1
                   # selector (select the oldest register from R1 and R2 that had been refreshed)
                   # always constant and = 1
16: addi x4,x0,1
20: addi x5,x0,0
                   # loop counter
24: addi x6,x0,10
                  # total number of loops
28: addi x7,x0,0
                   # address of the data memory that will receive the latest evaluated result at
loop:
                   # you can understand the code well from the attached c-code
32: beq x3,x4,eq
36: add x2,x2,x1
40: sub x3,x3,x4
44: slli x7,x5,2
48: sw x2,0(x7)
52: beq x4,x4,endloop
eq:
56: add x1,x1,x2
60: add x3,x3,x4
64: slli x7,x5,2
68: sw x1,0(x7)
endloop:
72: addi x5,x5,1
76: blt x5,x6,loop
80: halt
                      # you can make it to prevent PC from increasing after the code had been finished
                      # But it is optional
```



## **Simulation Result**



Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

 Total On-Chip Power:
 0.169 W

 Design Power Budget:
 Not Specified

 Power Budget Margin:
 N/A


 Junction Temperature:
 25.8°C

 Thermal Margin:
 74.2°C (14.7 W)

 Effective 3JA:
 5.0°C/W

 Power supplied to off-chip devices:
 0 W

 Conflidence level:
 Medium



**	
	وموموموموم والوالوم وموموم والا
148	\$\\ \text{64}  \(\) \\ \text{\(\) \\ \text{\(\) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \
■-√ reg_fie(7) 20 24 (28	(32 ) (36
<b>□-√</b> reg_fie[6] 10 10	
<b>0-√</b> reg_fie[5] 5 7 [8	(9) (10)
<b>U-√</b> reg_fie[4] 1 1	
₽-∳ reg_fie[3] 1 2 (1	)2
□-	)89
<b>0 </b> ✓ reg_fie[1] 8 21 (55)	
<b>P-</b> / reg_fie[0] 0 0	
<b>□</b> -	(89
<b>0.</b>	(55)
C ran(7) x (34	
<b>C</b> → ran(6) x 21	
<b>C</b> - → ram(5) x 13	
9- y ran(4) 8 8 8	
6-4 ran(3) 5 5	
⊕	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
+	