

Msgs
A
B
ALU_FUNC
CLK
RST
Arith_OUT
Arith_Flag
Logic_OUT
Logic_Flag
CMP_OUT
CMP_Flag
SHIFT_OUT
SHIFT_Flag
exp_Arith_OUT
exp_Arith_Flag
exp_Logic_OUT
exp_Logic_Flag
exp_CMP_OUT
exp_CMP_Flag
exp_SHIFT_OUT
exp_SHIFT_Flag
Now
570000000 ps
Cursor 1
191410901 ps
100000000 ps
200000000 ps
300000000 ps
400000000 ps
500000000 ps

```
# Loading work.Shift(fast)
# Sv_Seed = 1748956873
# ------------------------------------------------
# STARTING ALU VERIFICATION
# ------------------------------------------------
# [PASSED]                    ADD: A is Negative & B is Negative
# [PASSED]                    ADD: A is Positive & B is Negative
# [PASSED]                    ADD: A is Negative & B is Positive
# [PASSED]                    ADD: A is Positive & B is Positive
# [PASSED]                    SUB: A is Negative & B is Negative
# [PASSED]                    SUB: A is Positive & B is Negative
# [PASSED]                    SUB: A is Negative & B is Positive
# [PASSED]                    SUB: A is Positive & B is Positive
# [PASSED]                    MUL: A is Negative & B is Negative
# [PASSED]                    MUL: A is Positive & B is Negative
# [PASSED]                    MUL: A is Negative & B is Positive
# [PASSED]                    MUL: A is Positive & B is Positive
# [PASSED]                    DIV: A is Negative & B is Negative
# [PASSED]                    DIV: A is Positive & B is Negative
# [PASSED]                    DIV: A is Negative & B is Positive
# [PASSED]                    DIV: A is Positive & B is Positive
# [PASSED]                                      LOGIC: AND
# [PASSED]                                       LOGIC: OR
# [PASSED]                                     LOGIC: NAND
# [PASSED]                                      LOGIC: NOR
# [PASSED]                                 NOP: No Operation
# [PASSED]                                      CMP: A = B
# [PASSED]                                      CMP: A > B
# [PASSED]                                      CMP: A < B
# [PASSED]                          SHIFT: A shift right (A >> 1)
# [PASSED]                           SHIFT: A shift left (A << 1)
# [PASSED]                          SHIFT: B shift right (B >> 1)
# [PASSED]                           SHIFT: B shift left (B << 1)
# ------------------------------------------------
# VERIFICATION COMPLETE
# ------------------------------------------------
# ** Note: $finish    : TB.v(216)
#    Time: 570 us  Iteration: 1  Instance: /TB
# 1
# Break in Module TB at TB.v line 216
```