

Modular Schematic




Msgs
CLK
1'h1
RST
1'h1
bus_enable
1'h1
UNSYNC_BUS
8'haa
sync_bus
8'haa
enable_pulse
1'h0
00
aa
55
00
aa
55

```
VSIM 8> run -all
# [PASS] Transfer 1: Pulse Active & Data Latched | sync_bus: aa | enable_pulse: 1 time 43000
# [PASS] Transfer 1: Pulse Dropped & Data Held | sync_bus: aa | enable_pulse: 0 time 48000
# [PASS] Transfer 2: Pulse Active & Data Latched | sync_bus: 55 | enable_pulse: 1 time 93000
# [PASS] Transfer 2: Pulse Dropped & Data Held | sync_bus: 55 | enable_pulse: 0 time 98000
# ================================================
#    ALL TESTS COMPLETED.
# ================================================
# ** Note: $finish    : DATA_SYNC_TB.v(123)
#    Time: 120 ns  Iteration: 0  Instance: /DATA_SYNC_TB
# 1
# Break in Module DATA_SYNC_TB at DATA_SYNC_TB.v line 123
```