

Msgs
WrData
16'haaaa
Address
3'h5
clk
1'h1
rst
1'h1
WREn
1'h0
RDEn
1'h1
RdData_tb
16'haaaa
0000
aaaa
0
3
5
0008
aaaa
Now
80000 ps
Cursor 1
0 ps
50000 ps
100000 ps

```
# vsim -voptargs="+acc" work.RegisterFile_tb -coverage -sv_seed random -onfinish stop -l sim1.log
# Start time: 23:24:49 on Jul 15,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RegisterFile_tb(fast)
# Loading work.RegisterFile(fast)
# Sv_Seed = 1016955405
# 0
# [PASS]                    1. Pure Read (From readmemb init) |  RdData: 0x8 at time 40000
# [INFO] 2. Pure Write Completed (Addr 5, Data AAAA)
# [PASS]                          3. Read After Write (Addr 5) |  RdData: 0xaaaa at time 60000
# ================================================
#    ALL TESTS COMPLETED.
# ================================================
# ** Note: $finish    : RegisterFile_tb.v(99)
#    Time: 80 ns  Iteration: 0  Instance: /RegisterFile_tb
# Break in Module RegisterFile_tb at RegisterFile_tb.v line 99
```