


\shift_reg_reg[0]
D
Q
CP
CLR
clk
rtlc_l1
A
Z
sync_rst_n
rtlc_l5
async_rst_n
\shift_reg_reg[1]
\shift_reg_reg[2]
\shift_reg_reg[3]
\shift_reg_reg[4]
0
1
2
3
4

```
#
# --- Testing Asynchronous Assertion ---
# [PASS] Async Assertion (Immediate drop, no clock edge) | sync_rst_n: 0 time 54000
#
# --- Testing Synchronous De-assertion ---
# [PASS] Pre-Clock Check (Output should still be 0) | sync_rst_n: 0 time 74000
# [PASS] After 1st Clock Edge (Output should still be 0) | sync_rst_n: 0 time 76000
# [PASS] After 2nd Clock Edge (Output should now be 1) | sync_rst_n: 1 time 86000
#
# ================================================
#    RESET_SYNC TESTS COMPLETED.
# ================================================
# ** Note: $finish    : RESET_SYNC_TB.v(109)
#    Time: 106 ns  Iteration: 0  Instance: /RESET_SYNC_TB
# 1
# Break in Module RESET_SYNC_TB at RESET_SYNC_TB.v line 109
```


Msgs
clk
async_rst_n
sync_rst_n
-No Data-
-No Data-
-No Data-