```
% tclsh Ass2_0.tcl
**** Assignment 2.0 ****
CAIRO
ALEXANDRIA
DAMIETTA
DAKAHLIA
FAIYUM
SOHAG
ASWAN
```

```
% tclsh Ass2_1.tcl
****Writing Verilog Block Interface****

module Up_Dn_Counter (
input [3:0] IN,
input Load,
input Up,
input Down,
input CLK,
output High,
output [3:0] Counter,
output Low
);
```

```
% tclsh Ass2_2.tcl
{Async_fifo.v DF_Sync.v fifo_mem.v fifo_rd.v fifo_wr.v Int_ClkDiv.v enable_sync.v}
%
```