


Ser
P_DATA
P_DATA
ser_en
ser_data
clk
clk
ser_done
rst
rst
Serializer
fsm
DATA_VALID
Busy
ser_done
ser_en
clk
mux_sel
rst
FSM
Busy
mux
I0
I1
I2
Op
TX_out
I3
sel
MUX
par
P_DATA
par_bit
DATA_VALID
Parity
Data_Valid


Msgs
TOP_signals
clk 1'h1
rst 1'h1
Busy_tb 1'h1
Data_Valid 1'h0
P_DATA 8'hb2
TX_out_tb 1'h0
count 4'h2
ser_data 1'h0
ser_done 1'h0
ser_en 1'h1
shift_reg 8'h02
MUX_signals
I1 1'h0
I2 1'h0
I3 1'h1
IO 1'h0
Op 1'h0
sel 2'h1
Par_signals
DATA_VALID 1'h0
P_DATA 8'hb2
par_bit 1'h0
FSM_signals
Busy 1'h1
current_state DATA
DATA_VALID 1'h0
mux_sel 2'h1
next_state DATA
ser_done 1'h0
ser_en 1'h1
(TOP_signals)
(MUX_signals)
(Par_signals)
(FSM_signals)
IDLE
START
DATA
PARITY
STOP
S...
Now
177500 ps
Cursor 1
59361 ps
20000 ps
30000 ps
40000 ps
50000 ps
70000 ps
80000 ps
90000 ps
100000 ps
110000 ps
59361 ps

```
# ** Note: (vsim-3813) Design is being optimized due to module recompila
# Loading work.UART_TOP_TB(fast)
# Loading work.UART_TOP_TX(fast)
# Loading work.Serializer(fast)
# Loading work.MUX(fast)
# Loading work.Parity(fast)
# Loading sv_std.std
# Loading work.FSM(fast)
# [PASS] Start Bit | TX_out: 0 | Busy: 1 time 25000
# [PASS] Data Bit 0 | TX_out: 0 | Busy: 1 time 30000
# [PASS] Data Bit 1 | TX_out: 1 | Busy: 1 time 35000
# [PASS] Data Bit 2 | TX_out: 0 | Busy: 1 time 40000
# [PASS] Data Bit 3 | TX_out: 0 | Busy: 1 time 45000
# [PASS] Data Bit 4 | TX_out: 1 | Busy: 1 time 50000
# [PASS] Data Bit 5 | TX_out: 1 | Busy: 1 time 55000
# [PASS] Data Bit 6 | TX_out: 0 | Busy: 1 time 60000
# [PASS] Data Bit 7 | TX_out: 1 | Busy: 1 time 65000
# [PASS] Parity Bit | TX_out: 0 | Busy: 1 time 70000
# [PASS] Stop Bit | TX_out: 1 | Busy: 1 time 75000
# [PASS] Idle State | TX_out: 1 | Busy: 0 time 78000
# [PASS] Frame 2: Start Bit | TX_out: 0 | Busy: 1 time 105000
# [PASS] Frame 2: Data Bit 0 | TX_out: 0 | Busy: 1 time 110000
# [PASS] Frame 2: Data Bit 1 | TX_out: 1 | Busy: 1 time 115000
# [PASS] Frame 2: Data Bit 2 | TX_out: 0 | Busy: 1 time 120000
# [PASS] Frame 2: Data Bit 3 | TX_out: 1 | Busy: 1 time 125000
# [PASS] Frame 2: Data Bit 4 | TX_out: 1 | Busy: 1 time 130000
# [PASS] Frame 2: Data Bit 5 | TX_out: 0 | Busy: 1 time 135000
# [PASS] Frame 2: Data Bit 6 | TX_out: 1 | Busy: 1 time 140000
# [PASS] Frame 2: Data Bit 7 | TX_out: 0 | Busy: 1 time 145000
# [PASS] Frame 2: Parity Bit | TX_out: 0 | Busy: 1 time 150000
# [PASS] Frame 2: Stop Bit | TX_out: 1 | Busy: 1 time 155000
# [PASS] Frame 2: Idle State | TX_out: 1 | Busy: 0 time 158000
# ================================================
#    ALL TESTS COMPLETED.
# ================================================
# ** Note: $finish    : UART_TOP_TB.v(140)
#    Time: 177500 ps  Iteration: 0  Instance: /UART_TOP_TB
# 1
```