







Diagonally Addressed Matrix Nicknack

How to speed up the sparse matrix vector (SpMV) product?

Jens Saak Jonas Schulze

June 29, 2023

European Trilinos User Group Meeting (EuroTUG), Delft



■ Dense matrix storage: store *all* matrix entries → infeasible for many applications





- Dense matrix storage: store *all* matrix entries
 - → infeasible for many applications
- Sparse matrix storage: store only non-zeros and their locations
 - \leadsto requires "bookkeeping"





- Dense matrix storage: store *all* matrix entries → infeasible for many applications
- Sparse matrix storage: store only non-zeros and their locations → requires "bookkeeping"
- New technique: Diagonally-Addressed (DA) storage

| Uni-Precision Crowd |
|----------------------------------|
| Reduce traffic [Byte] imposed by |
| bookkeeping |

Multi-Precision Crowd Increase performance uplift going from e.g. double to float scalars





- Dense matrix storage: store *all* matrix entries → infeasible for many applications
- Sparse matrix storage: store only non-zeros and their locations → requires "bookkeeping"
- New technique: Diagonally-Addressed (DA) storage

Uni-Precision Crowd Reduce traffic [Byte] imposed by bookkeeping

Multi-Precision Crowd Increase performance uplift going from e.g. double to float scalars

- Example: Janna/Bump_2911 matrix has 3 million columns/rows but only "few" non-zeros
 - Dense storage: 61.7 TiB using double scalars





- Dense matrix storage: store *all* matrix entries → infeasible for many applications
- Sparse matrix storage: store only non-zeros and their locations → requires "bookkeeping"
- New technique: Diagonally-Addressed (DA) storage

Uni-Precision Crowd Reduce traffic [Byte] imposed by bookkeeping

Multi-Precision Crowd Increase performance uplift going from e.g. double to float scalars

- Example: Janna/Bump_2911 matrix has 3 million columns/rows but only "few" non-zeros
 - Dense storage: 61.7 TiB using double scalars
 - CSR storage: 1.44 GiB using int32_t indices





- Dense matrix storage: store *all* matrix entries → infeasible for many applications
- Sparse matrix storage: store only non-zeros and their locations → requires "bookkeeping"
- New technique: Diagonally-Addressed (DA) storage

Uni-Precision Crowd Reduce traffic [Byte] imposed by bookkeeping

Multi-Precision Crowd

Increase performance uplift going from e.g. **double** to **float** scalars

- Example: Janna/Bump_2911 matrix has 3 million columns/rows but only "few" non-zeros
 - Dense storage: 61.7 TiB using double scalars
 - CSR storage: 1.44 GiB using int32_t indices
 - DA-CSR storage: 1.20 GiB (−16.5 %) using int16_t column indices

schulze@mpi-magdeburg.mpg.de DAMN SpMV 1/



Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSR
- 4. Summary
- 5. Appendix



Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSF
- 4. Summary
- 5. Appendix



Example: from CSR to DA-CSR

■ Dense storage (row-major):





Example: from CSR to DA-CSR

■ Dense storage (row-major):



Sparse storage: which and where are the non-zeros?






■ Dense storage (row-major):

$$[\bullet, \circ, \circ, \circ, \circ, \circ, \bullet, \bullet, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet]$$

- Sparse storage: which and where are the non-zeros?
- Example: Compressed Sparse Row (CSR) format






■ Dense storage (row-major):

$$[\bullet, \circ, \circ, \circ, \circ, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet]$$

- Sparse storage: which and where are the non-zeros?
- Example: Compressed Sparse Row (CSR) format



Example: from CSR to DA-CSR

Dense storage (row-major):

- Sparse storage: which and where are the non-zeros?
- Example: Compressed Sparse Row (CSR) format

rows start =
$$[0, 1, 2, 4, nnz]$$

column indices = $[\mathbf{I}, ---, ---]$
values = $[\bullet, \bullet, \bullet, \bullet]$

nnz = number of non-zeros = 5





■ Dense storage (row-major):


$$[\bullet, \circ, \circ, \circ, \circ, \circ, \bullet, \bullet, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet]$$


- Sparse storage: which and where are the non-zeros?
- Example: Compressed Sparse Row (CSR) format

rows start =
$$[0, 1, 2, 4, nnz]$$

column indices = $[\mathbf{i}, ----, ----] \subseteq [0, ncols)$
values = $[\bullet, \bullet, \bullet, \bullet, \bullet]$

nnz = number of non-zeros = 5








■ Dense storage (row-major):

$$[\bullet, \circ, \circ, \circ, \circ, \circ, \bullet, \bullet, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet, \circ, \bullet]$$

- Sparse storage: which and where are the non-zeros?
- Example: Diagonally-Addressed CSR (DA-CSR) format

nnz = number of non-zeros = 5

■ Idea: exploit (typically) low matrix bandwidth w, i.e. $w \ll \text{ncols}$, to use smaller data type for column indices (w = 1 on the right)







■ Dense storage (row-major):

- Sparse storage: which and where are the non-zeros?
- Example: Diagonally-Addressed CSR (DA-CSR) format

rows start = [0, 1, 2, 4, nnz] column indices =
$$[\mathbf{I}, -\mathbf{I}, -\mathbf{I}, -\mathbf{I}]$$
 $\subseteq [-w, w]$ values = $[\blacklozenge, \blacklozenge, \diamondsuit, \diamondsuit, \diamondsuit]$

nnz = number of non-zeros = 5








Example: Janna/Bump_2911

$$\mathbf{dim} = 2911419 \gg 2^{15} = 32768$$

Matrix bandwidth
$$w = 31343 < 2^{15}$$

- Assuming (signed) 16 bit column indices...
 - DA-CSR can address the whole matrix
 - \blacksquare CSR can only address left \sim 12 pixels






Example: GHS_psdef/ldoor

$$\blacksquare$$
 dim = 952 203 \gg 2¹⁵ = 32 768

- nnz = 46 522 475
- Matrix bandwidth $w = 686\,979 \gg 2^{15}$






Example: GHS_psdef/ldoor

$$\blacksquare$$
 dim = 952 203 \gg 2¹⁵ = 32 768

■ Matrix bandwidth
$$w = 686979 \gg 2^{15}$$

After Reverse CutHill-McKee (RCM) permutation: $w = 9120 < 2^{15}$



The SuiteSparse Matrix Collection contains 2893 matrices in total.

- 1367 matrices fit into CSR(int32_t, int32_t, double) that are square, and have full structural rank
- 993 matrices (72.6%) of which fit into CSR(int32_t, int16_t, double)
 i.e. have dimension less than 2¹⁵ = 32.768
- 1302 matrices (95.2%) of which fit into DA-CSR(int32_t, int16_t, double) potentially after applying Reverse CutHill-McKee (RCM) permutation

jschulze@mpi-magdeburg.mpg.de DAMN SpMV 5/



The SuiteSparse Matrix Collection contains 2893 matrices in total.

- 1367 matrices fit into CSR(int32_t) that are square, and have full structural rank
- 993 matrices (72.6%) of which fit into CSR(int16_t) i.e. have dimension less than 2¹⁵ = 32768
- 1302 matrices (95.2%) of which fit into DA-CSR(int16_t)
 potentially after applying Reverse CutHill-McKee (RCM) permutation

jschulze@mpi-magdeburg.mpg.de DAMN SpMV 5/1



Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSF
- 4. Summary
- 5. Appendix

Efficient CSR Baseline

Introducing Relevant Concepts

■ Sparse Matrix Vector (SpMV) product: $\mathbf{y} \leftarrow \alpha \mathbf{A} \mathbf{x} + \beta \mathbf{y}$

```
1 accumulator = 0;
2 for (i = rows_start[row]; i < rows_start[row+1]; ++i) {
3    accumulator += values[i] * x[column_indices[i]];
4 }
5 y[row] = \alpha * accumulator + \beta * y[row];</pre>
```

Performance [FLOP/s]:

$$\frac{2\mathsf{nnz} + 2\mathsf{nrows}}{t}$$

■ Traffic [Byte]:

$$sizeof(A) + sizeof(x) + sizeof(y)$$

Throughput [Byte/s]:



Efficient CSR Baseline

Detour: Hardware Topology (2× Intel Skylake Xeon Silver 4110)

| Machine (188GB total) | | | |
|--|---|-------------|--|
| Package P#1 | | | |
| NUMANode P#0 (93GB) | NUMANode P#1 (94GB) | | |
| L3 (11MB) | | | |
| L2 (1024KB) | L2 (1024KB) L2 (1024KB) L2 (1 8x total | .024KB) | |
| L1d (32KB) L1d (32KB) L1d (32KB | L1d (32KB) L1d (32KB) L1d (| (32KB) | |
| L1i (32KB) L1i (32KB) L1i (32KB) | L1i (32KB) L1i (32KB) L1i (3 | 32KB) | |
| Core P#0 Core P#1 Core P#7 PU P#1 PU P#7 | Core P#0 Core P#1 Core P#1 PU P#9 PU PW | P#7 P#15 | |

last-level cache (LLC): L3 in this case

on-chip traffic: traffic \leq sizeof(LLC)

off-chip traffic: traffic > sizeof(LLC)


ischulze@mpi-magdeburg.mpg.de DAMN SpMV 7/14

- Compiler: GCC 10.3.0

 Build flags: -03 -DNDEBUG -mavx2 -mfma
- CPU pinning: taskset -c 0-\$((\$OMP_NUM_THREADS 1)) ...


Efficient CSR Baseline Naive Implementation

(Single-Threaded)






+ multiple accumulators



ischulze@mpi-magdeburg.mpg.de DAMN SpMV 9/14




+ explicit vectorization





















Efficient CSR Baseline CSR(int16_t/int32_t) vs. Intel MKL CSR(int32_t)

(Single-Threaded)



Efficient CSR Baseline CSR(int16_t/int32_t) vs. Intel MKL CSR(int32_t)

(Multi-Threaded)






Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSR
- 4. Summary
- 5. Appendix


Comparison With DA-CSR DA-CSR(int16_t) vs. Intel MKL CSR(int32_t)

(Single-Threaded)




Comparison With DA-CSR DA-CSR(int16_t) vs. Intel MKL CSR(int32_t)


(Multi-Threaded)
























Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSR
- 4. Summary
- 5. Appendix



- Diagonally-Addressed (DA) storage is a technique applicable to many data types
 e.g. DA-CSR as seen today, DA-CSR₅, DA-SELL-C-σ, or DA-CSR as the leaf type within RSB
- Using DA-CSR(int16_t) over CSR(int32_t) yields up to 17 % more performance including vs. Intel MKL and is on par with CSR(int16_t), if the latter is applicable (which is almost what one can theoretically expect)
- Always use smallest integer types possible even using CSR(int16_t) over CSR(int32_t) yields up to 4% or 17% more performance, depending on the traffic





Outline

- 1. Diagonally-Addressed Storage
- 2. Efficient CSR Baseline
- 3. Comparison With DA-CSR
- 4. Summary
- 5. Appendix





AppendixFurther Reading



Ahmad Abdelfattah et al, A survey of numerical linear algebra methods utilizing mixed-precision arithmetic, *The International Journal of High Performance Computing Applications* **35(4)**, 344 (2021), 10.1177/10943420211003313



Timothy A. Davis and Yifan Hu, 2011. The University of Florida Sparse Matrix Collection. *ACM Transactions on Mathematical Software* **38(1)**, Article 1 (2011), 25 pages, 10.1145/2049662.2049663



Jens Saak and Jonas Schulze, 2023. Diagonally-Addressed Matrix Nicknack: How to improve SpMV performance. *Submitted to PAMM*.

Data set: 10.5281/zenodo.7551699 Source code: 10.5281/zenodo.8104335 Preprint: 10.48550/arXiv.2307.06305



Appendix

What is the theoretical optimum in performance uplift?

Memory-bound Operations

If an operation is memory-bound, the measured throughput [GiB/s] is equal to the hardware limits. Thus, for any two measurements corresponding to the same work *W* [FLOP]:

$$1 = \frac{\text{traffic}_1/t_1}{\text{traffic}_2/t_2} = \frac{\text{traffic}_1}{\text{traffic}_2} \cdot \frac{W/t_1}{W/t_2} = \frac{\text{traffic}_1}{\text{traffic}_2} \cdot \frac{P_1}{P_2} \quad \iff \quad \frac{P_2}{P_1} = \frac{\text{traffic}_1}{\text{traffic}_2}$$

■ When replacing 32 bit indices by 16 bit ones:

$$\frac{P_{16}}{P_{32}} = \underbrace{\frac{(\mathsf{nrows} + 1) \cdot 32\,\mathsf{bit} + \mathsf{nnz} \cdot (32\,\mathsf{bit} + 64\,\mathsf{bit}) + 2 \cdot \mathsf{nrows} \cdot 64\,\mathsf{bit}}_{A} \approx \frac{32\,\mathsf{bit} + 64\,\mathsf{bit}}{16\,\mathsf{bit} + 64\,\mathsf{bit}} = \frac{6}{5}$$

jschulze@mpi-magdeburg.mpg.de



Appendix

What is the theoretical optimum in performance uplift?

Memory-bound Operations

If an operation is memory-bound, the measured throughput [GiB/s] is equal to the hardware limits. Thus, for any two measurements corresponding to the same work *W* [FLOP]:

$$1 = \frac{\text{traffic}_1/t_1}{\text{traffic}_2/t_2} = \frac{\text{traffic}_1}{\text{traffic}_2} \cdot \frac{W/t_1}{W/t_2} = \frac{\text{traffic}_1}{\text{traffic}_2} \cdot \frac{P_1}{P_2} \quad \iff \quad \frac{P_2}{P_1} = \frac{\text{traffic}_1}{\text{traffic}_2}$$

- When replacing 32 bit indices by 16 bit ones: up to +20 % performance [FLOP/s] (simplified)
- Example: Janna/Bump_2911

$$\frac{P_{16}}{P_{32}} = 1.155 \le 1.191 = \frac{1.482 \,\text{GiB}}{1.244 \,\text{GiB}}$$

throughput ratio is 96.9 %


■ Example: Oberwolfach/bone010

$$\frac{P_{16}}{P_{32}} = 1.184 \le 1.195 = \frac{839.0 \text{ MiB}}{702.3 \text{ MiB}}$$

throughput ratio is 99.1%

AppendixWhat's in it for multi-precision algorithms?

 Figure: Approximate changes in matrix-related traffic for (DA-) CSR as well as dense storage for several scalar and index types




ischulze@mpi-magdeburg.mpg.de DAMN SpMV 17/14

AppendixWhat's in it for multi-precision algorithms?

 Figure: Approximate changes in matrix-related traffic for (DA-) CSR as well as dense storage for several scalar and index types

$$P_{2} = \frac{\text{traffic}_{1}}{\text{traffic}_{2}} \text{ if memory-bound}$$



$$(dense) \quad \bullet \xrightarrow{\cdot 1/2} \quad \bullet \xrightarrow{\cdot 1/2} \quad \bullet \xrightarrow{\cdot 1/2} \quad \bullet$$


schulze@mpi-magdeburg.mpg.de DAMN SpMV 17/1

AppendixWhat's in it for multi-precision algorithms?

 Figure: Approximate changes in matrix-related traffic for (DA-) CSR as well as dense storage for several scalar and index types

$$\frac{P_2}{P_1} = \frac{\text{traffic}_1}{\text{traffic}_2} \text{ if memory-bound}$$

 Thus: sparse storage w/ smaller integers allows for performance scaling closer to dense storage



schulze@mpi-magdeburg.mpg.de DAMN SpMV 17/14



Appendix

How to make Diagonally-Addressed storage easy to use?

We would like to bring DA storage to Trilinos, but where should we put this?

- Ideally Kokkos? such that projects outside Trilinos can use it, too
- Incorporate into Tpetra::CrsMatrix?
 e.g. via CrsMatrix::fillComplete or CrsMatrix::transformToDacrs
- Add new Tpetra::DacrsMatrix? may be too much hassle for many :-(
- Add RCM preconditioner that also transforms the matrix format? watch out: preconditioner must be applied only once
- **...**

Goal: Build iterative multi-precision solver with Belos using DA storage. We are looking for collaborations.



