



Speeding up Sparse Iterative Solvers in Trilinos Using RACE

Christie Alappat¹, Jonas Thies², Georg Hager¹, Gerhard Wellein¹

¹Erlangen National High Performance Computing Center (NHR@FAU)

²Delft University of Technology (TU Delft)


Euro Trilinos User Group Meeting 2023

Matrix power kernel (MPK)

- Calculate: $y = A^p x$
- Repeatedly perform back to back SpMVs

```
for k=1:p; do
  y[k] = SpMV(A, y[k-1])
done
```

Matrix A loaded p times from main memory.



Can I cache matrix A?

Mohiyuddin et al., 2009. Minimizing communication in sparse matrix solvers. In Proceedings of the SC'09. https://doi.org/10.1145/1654059.1654096

But requires "ghosting". Indirect accesses or redundant copies of the matrix entries, which typically increases with number of threads.


Can I avoid these overhead?




EuroTUG, 2023 29/06/2023

Matrix power


Calculate $y = A^3x$






Alappat et al, "Level-Based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector Multiplication," in *IEEE Transactions on Parallel and Distributed Systems*, 2023, doi: 10.1109/TPDS.2022.3223512.

Matrix power kernel: Performance





Matrix power kernel: Performance




Intel Xeon Platinum 8368 (Ice Lake)

- 38 cores
- 104 MB cache (L2+L3)






Matrix power kernel: Performance



AMD EPYC 7662 (ROME)

- 64 cores
- 288 MB cache (L2+L3)







Iterative solvers

Solve for x: Ax = b



Application: s-step Krylov schemes

Basic computation kernel

GMRES scheme: main kernel

```
for j=0:1:m; do
  v[j+1] = SpMV(A, v[j])
  Orthogonalize v[j+1] against v[0:j]
done
```

Also called CA-GMRES

Available with Trilinos framework.

s-step GMRES scheme: main kernel


RACE integrated with Trilinos to accelerate MPK.



Mark Hoemmen, 2010, Communication-avoiding Krylov subspace methods, PhD Thesis, https://www2.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-37.pdf

s-step GMRES

Baseline: MPK Baseline: Ortho Baseline: Misc RACE: MPK RACE: Ortho RACE: Misc



Intel Icelake 8368

1.2x avg. speedup Normalized time 0.8 0.6 -0.40.2 G3_circuit Transport G39 923 ell Geer 1565

AMD EPYC 7662

value at which RACE operates.

Internal power

Overall speedup limited by Ortho routines.

On AMD, BLAS kernels used for Ortho are not optimal.

s-step GMRES: Belos (TPETRA) library

settings: s=4, restart length (m)=50

EuroTUG, 2023 29/06/2023





MPK and preconditioners

Solve for *x*: $AM^{-1}u = b$, $M^{-1}u = x$



Preconditioning s-step GMRES

Combine Precon with MPK:

$$A^s x \rightarrow (AM^{-1})^s x$$

Pure MPK:

$$A \to A^2 \to A^3 \to \ \dots$$

Additional dependencies

MPK with Precon:


$$M^{-1} \to AM^{-1}$$


 $\to M^{-1}AM^{-1} \to (AM^{-1})^2$

→ ...

Ortho cost reduces

Baseline: MPK+Precon Baseline: Ortho Baseline: Misc RACE: MPK+Precon RACE: Ortho RACE: Misc





AMD EPYC 7662

s-step GMRES: Belos, Precon: Ifpack2

settings: Two-stage GS (GS2), γ =2

EuroTUG, 2023

Polynomial preconditioner

• Use matrix polynomials $(c_1Ax + c_2A^2x + ... + c_dA^dx)$ to approximate A^{-1} MPK


- Higher degree (d) of polynomial → Better approximation
- Can use preconditioners like Jacobi, ILU on top of it
- Available in Trilinos*

*J. Loe, H. Thornquist, E. Boman, 2020, Polynomial Preconditioned GMRES in Trilinos: Practical Considerations for High-Performance Computing, https://doi.org/10.1137/1.9781611976137.4


EuroTUG, 2023

Polynomial preconditioner with GMRES

Baseline: MPK+Precon Baseline: Ortho Baseline: Misc RACE: MPK+Precon RACE: Ortho RACE: Misc



Intel Icelake 8368



AMD EPYC 7662

Can be combined with any Krylov solvers. Does not strictly need *s*-step solvers.

→ RACE very effective.

Ortho cost becomes negligible.

GMRES polynomial precon: Belos


Poly+Jacobi precon, degree (d)=80

EuroTUG, 2023 29/06/2023 13





Algebraic multigrid (AMG)






AMG


Smoothers involve back-to-back application of the same operation.

→ Use RACE to cache block the smoother.

Currently RACE applied only to the finest level.




EuroTUG, 2023



* Currently a private fork


```
ParameterList RACE params("RACE");
RACE params.set("Cache size", 60); //60 MB
RACE params.set("Highest power", 4);
RACE params.set("Preconditioner", "JACOBI");
RACE params.set("Preconditioner side", "RIGHT");
void* raceVoidHandle = (void*)(race.getRawPtr());
```



* Currently a private fork

Setup RACE package


```
ParameterList RACE params("RACE");
RACE params.set("Cache size", 60); //60 MB
RACE params.set("Highest power", 4);
RACE params.set("Preconditioner", "JACOBI");
RACE params.set("Preconditioner side", "RIGHT");
using RACE type = RACE::frontend<SC, LO, GO, NT>;
//do RACE pre-processing
RCP<RACE type> race = RCP<RACE type>(new RACE type(A,
RACE params));
//get permuted matrix and work in this permuted space
A permuted = race->getPermutedMatrix();
void* raceVoidHandle = (void*)(race.getRawPtr());
```



* Currently a private fork

Pass RACE as parameter to other packages

```
ParameterList RACE params("RACE");
RACE params.set("Cache size", 60); //60 MB
RACE params.set("Highest power", 4);
RACE params.set("Preconditioner", "JACOBI");
RACE params.set("Preconditioner side", "RIGHT");
using RACE type = RACE::frontend<SC, LO, GO, NT>;
//do RACE pre-processing
RCP<RACE type> race = RCP<RACE type>(new RACE type(A,
RACE params));
//get permuted matrix and work in this permuted space
A permuted = race->getPermutedMatrix();
//get a void handle to pass to other packages
void* raceVoidHandle = (void*)(race.getRawPtr());
//invoke RACE in solvers, e.g., Belos
belosParams->set("Use RACE", true)
belosParams->set("RACE void handle", raceVoidHandle);
```




* Currently a private fork

Pass RACE as parameter to other packages

```
ParameterList RACE params("RACE");
RACE params.set("Cache size", 60); //60 MB
RACE params.set("Highest power", 4);
RACE params.set("Preconditioner", "JACOBI");
RACE params.set("Preconditioner side", "RIGHT");
using RACE type = RACE::frontend<SC, LO, GO, NT>;
//do RACE pre-processing
RCP<RACE type> race = RCP<RACE type>(new RACE type(A,
RACE params));
//get permuted matrix and work in this permuted space
A permuted = race->getPermutedMatrix();
//get a void handle to pass to other packages
void* raceVoidHandle = (void*)(race.getRawPtr());
//invoke RACE in solvers, e.g., Belos
belosParams->set("Use RACE", true)
belosParams->set("RACE void handle", raceVoidHandle);
```




Case study: Nalu-Wind



Wind turbine simulation using Navier-Stokes equation on unstructured grid.

Picture taken from: Sprague et al., ``ExaWind: A multifidelity modeling and simulation environment for wind energy", Journal of Physics, 2020, 10.1088/1742-6596/1452/1/012071

Case study: Nalu-Wind



In traditional setting polynomial preconditioner is not beneficial.

But RACE can change the picture.

→ Adds another dimension to solver choice.

RACE can accelerate multiple sweeps of the same preconditioner ©

GMRES solver runtime for solving momentum equation of dimension $N_r \approx 12 \, M$, $N_{nz} = 300 \, M$

Summary

- MPK kernel's performance can be improved by level-based cache blocking using RACE.
- Speedups up to 5x possible.
- Benefits iterative solvers and its components: s-step Krylov solvers, polynomial preconditioners, AMG, ...
- RACE adds another dimension to solver selection/tuning.

Outlook

- Solvers like s-step GMRES and polynomial preconditioners are easy to parallelize and have lower communication overheads \rightarrow promising for large-scale solvers.
- MPI parallel version of RACE coming soon (Q3 2023).





Thank you Questions



https://github.com/RRZE-HPC/RACE

C. Alappat, G. Hager, O. Schenk and G. Wellein, "Level-Based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector Multiplication," in IEEE Transactions on Parallel and Distributed Systems, 2023, doi: 10.1109/TPDS.2022.3223512.

C. Alappat, A. Basermann, A.R. Bishop, H. Fehske, G. Hager, O. Schenk, J. Thies, and G. Wellein. 2020. A Recursive Algebraic Coloring Technique for Hardware-efficient Symmetric Sparse Matrix-vector Multiplication. ACM Trans. Parallel Comput., 2020. https://doi.org/10.1145/3399732