


x86 Cheat Sheet

General Purpose Registers (GPR)


EAX, EBX, ECX, EDX, EDI, ESI, EBP, ESP	32-bit mode
RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8, R9, R10, R11, R12, R13, R14, R15	64-bit mode

Sub Registers


For RAX, RBX, RCX, RDX



For RSP, RBP, RSI, RDI



For R8, R9, R10, R11, R12, R13, R14, R15



Fundamental Datatypes

BYTE	8 bits
WORD	16 bits (2 bytes)
DWORD	32 bits (4 bytes)
QWORD	64 bits (8 bytes)

RFLAGS - Status Flags

CF	Carry flag, e.g. $2^{64-1} + 2^{64-1}$ sets CF
PF	Parity flag,
AF	Adjust flag
ZF	Zero flag, e.g. $2 - 2$ sets ZF
SF	Sign flag, indicates the MSB is set
OF	Overflow flag

Status flags are set by all arithmetic instructions.

RFLAGS - Control Flags

TF	Trap flag, for single-step debugging
IF	Interrupt enable (set by OS kernel)

Instruction Syntax

<code>instr op1, op2, op3</code>	Instructions can have up to three operands
<code><SIZE> PTR[<expr>]</code>	Dereference <expr>

Calling Conventions (Linux)

Integer arguments are passed left to right to RDI, RSI, RDX, RCX, R8 and R9 then on the stack

Return values EDI, EAX

Volatile RAX, RCX, RDX, RDI, RSI, R8, R9, R10, R11

Non-volatile RBX, RBP, RSP, R12, R13, R14, R15

Data Transfer Instructions

<code>CMOVxx dst, src</code>	Conditional moves
<code>MOV dst, src</code>	Move data or immediate to memory or register
<code>PUSH op</code>	Push operand <code>op</code> onto the stack
<code>POP op</code>	Pop value from the stack to <code>op</code> (register or memory)

Arithmetic Instructions

<code>ADD dst, src</code>	<code>dst = dst + src</code>
<code>SUB dst, src</code>	<code>dst = dst - src</code>
<code>MUL dst, src</code>	<code>dst = dst * src</code> (unsigned)
<code>IMUL dst, src</code>	<code>dst = dst * src</code> (signed)
<code>DIV dst, src</code>	<code>dst = dst / src</code> (unsigned)
<code>IDIV dst, src</code>	<code>dst = dst / src</code> (signed)
<code>INC op</code>	Increments <code>op</code> (register or memory) by 1 without changing CF
<code>DEC op</code>	Decrements <code>op</code> (register or memory) by 1 without changing CF
<code>CMP op1, op2</code>	Calculates <code>op1 - op2</code> and sets status flags (result is discarded)

Logical Instructions

<code>AND dst, src</code>	<code>dst = bitwise AND of dst and src</code>
<code>OR dst, src</code>	<code>dst = bitwise OR of dst and src</code>
<code>XOR dst, src</code>	<code>dst = bitwise XOR of dst and src</code>
<code>NOT op</code>	<code>op = bitwise NOT of op</code>
<code>TEST op1, op2</code>	Calculates <code>op1 & op2</code> and sets status flags (result is discarded)

Control Transfer Instructions

<code>JMP op</code>	Jumps to target address
<code>Jxx op</code>	Conditional jump
<code>CALL op</code>	Call procedure (at target address)
<code>RET</code>	Return from procedure call

Shift and Rotate Instructions

<code>SHR dst, src</code>	Shift bits of <code>dst</code> by <code>src</code> bits to the right (left) and stores in <code>dst</code>
<code>SHL dst, src</code>	Shift bits of <code>dst</code> by <code>src</code> bits to the right (left) and stores in <code>dst</code>
<code>ROR dst, src</code>	Rotates bits of <code>dst</code> by <code>src</code> bits to the right (left) and stores in <code>dst</code>
<code>ROL dst, src</code>	Rotates bits of <code>dst</code> by <code>src</code> bits to the right (left) and stores in <code>dst</code>
<code>RCR dst, src</code>	Rotates bits of <code>dst</code> by <code>src</code> bits to the right (left) through carry and stores in <code>dst</code>
<code>RCL dst, src</code>	Rotates bits of <code>dst</code> by <code>src</code> bits to the right (left) through carry and stores in <code>dst</code>

Miscellaneous Instructions

<code>LEA dst, src</code>	Calculates effective address of <code>src</code> and stores it in <code>dst</code>
<code>NOP</code>	No operation

References

"Malware Analysis and x86 Reverse Engineering" J. Wichelmann
"Intel® 64 and IA-32 Architectures Software Developer Manuals" <https://software.intel.com/content/www/us/en/development/articles/intel-sdm.html>