
Evan Varan Ize4 9/13/23 Lab 03


The screenshots below taken for the lab exercise represent the following. Each number pertains to a screenshot in the order they are shown. Measurements for screenshots 1-5 were taken from an inverter CMOS Circuit. Measurements for screenshots 6-7 were taken from a NAND CMOS Circuit. Measurements for screenshots 8-9 were taken from a NOR CMOS Circuit. Measurements for screenshots 10-11 were taken from an XOR CMOS Circuit. Two zoomed-in screenshots (3a and 3b) are shown at the end. A pulse voltage was applied to each gate in order to simulate a 1 or 0. A DC voltage was also used.


- 1. The inverter circuit.
- 2. A voltage versus time graph where the green curve represents the input voltage (Vin) and the blue curve represents the output voltage (Vout).
- 3. The same graph as screenshot 2, but with a capacitor that varies in value. Each green curve represents a different capacitor value.
- 4. The same graph as screenshot 2, but with widths of 900nm for both transistors.
- 5. The same graph as screenshot 2, but with widths of 1800nm for both transistors.
- 6. The NAND circuit.
- 7. A voltage versus time graph where the green curve represents the input voltage(Vinputa), the blue curve represents the other input voltage (Vinputb) applied to, and the red curve represents the output voltage V(out).
- 8. The NOR circuit.
- 9. A voltage versus time graph where the green curve represents the input voltage(Vinputa), the blue curve represents the other input voltage (Vinputb), and the red curve represents the output voltage V(out).
- 10. The XOR circuit
- 11. A voltage versus time graph where the green curve represents the input voltage(Va), the blue curve represents the other input voltage (Vb), and the red curve represents the output voltage (Vxor).

- 3a. Shows the charing of the varied capacitors from screenshot 3.
- 3b. Shows the discharing of the varied capacitors from screenshot 3.

.include BSIM_90nm_L4.txt
.tran 0 50m 0.1m
VIn In 0 PULSE(0 5 100n 100n 100n 4.8m 10m 5)
VDD VDD 0 dc 5







25ms

30ms

35ms

40ms

45ms

20ms

0.0V-

5ms

10ms

15ms

