

Evan Varan
lze4
9/26/23
Lab 05

The screenshots below taken for the lab exercise represent the following. Each number pertains to a screenshot in the order they are shown.

1. The Inverter CMOS layout design schematic.
2. The NAND CMOS layout design schematic.
3. The NOR CMOS layout design schematic.

1, lambda
0.050μm





