



Evan Varan
lze4
8/31/23
Lab 02


The screenshots below taken for the lab exercise represent the following. Each number pertains to a screenshot in the order they are shown. Measurements for screenshots 1-3 were taken from an inverter Circuit that contained a capacitor and a resistor in series with an inverter. Measurements for screenshots 4-6 were taken from an NAND Circuit that contained a capacitor and a resistor in series with an NAND gate. Measurements for screenshots 7-9 were taken from an NOR Circuit that contained a capacitor and a resistor in series with an NOR gate. A pulse voltage was applied to each gate in order to simulate a 1 or 0.

1. The inverter circuit.
2. A voltage versus time graph where the green curve represents the input voltage (V_x) applied to the inverter and the blue curve represents the capacitor output voltage (V_{out}).
3. The same graph as screenshot 2, but with a capacitor that varies in value. Each blue curve represents a different capacitor value.
4. The NAND circuit.
5. A voltage versus time graph where the green curve represents the input voltage (V_a) applied to the NAND gate, the blue curve represents the other input voltage (V_b) applied to the NAND gate, and the red curve represents the capacitor output voltage.
6. The same graph as screenshot 5, however the input voltage (V_b) is delayed by 2 milliseconds.
7. The NOR circuit.
8. A voltage versus time graph where the green curve represents the input voltage (V_c) applied to the NOR gate, the blue curve represents the other input voltage (V_d) applied to the NOR gate, and the red curve represents the capacitor output voltage.
9. The same graph as screenshot 8, however the input voltage (V_d) is delayed by 2 milliseconds.

VX X 0 PULSE(0 1 0ms 100ns 100ns 1ms 2ms 5)
.tran 0 5m










.tran 0 5m

VA A 0 PULSE(0 1 0ms 100ns 100ns 1ms 2ms 5)

VB B 0 PULSE(0 1 2ms 100ns 100ns 1ms 2ms 5)







A1

