

海奇半导体

B200

Brief Datasheet

HI-CHIP Corporation

This document together with any attachments thereto is confidential, intended only for the use of the named recipient(s) above. Any unauthorized review, use, copying, disclosure, or distribution of any information contained in or attached to this transmission is STRICTLY PROHIBITED. If you have received this message in error, or are not the named recipient(s), please immediately notify the sender and delete this e-mail message and any attached documentation from your computer. Thank you!



CONTENTS

CON	ITENTS	I
1	What is B200	3
2	Features of B200	3
2.1 K	Key SpecificationHigh-Performance CPU	3
2.2 H	· · · High-Performance CPU	3
2.3 N	Memory Sub-System	4
	2.3.1 Boot ROM	4
	2.3.2 SDRAM	4
	2.3.3 SPI Nor/Nand Flash interface	4
	2.3.4 SD/MMC interface	4
2.4 V	/ideo Decoder	5
2.5 Jp	peg Encoder/ideo in/	5
2.6 V	/ideo in	5
2.7 2	D-Graphic Acceleration	6
2.8 D	Display System	6
	2.8.1 Display engine	6
	2.8.2 Display output interface	
2.9 A	Audio System	7
	2.9.1 Audio Decoding /Encoding	
	2.9.2 Audio interface	
2.10	SAR-ADC	9
	External Peripherals	
	2.11.1 USB2.0	9
	2.11.2 UART	9
	2.11.3 I2C	9
	2.11.4 SPI	10
	2.11.5 SDIO	10
	2.11.6 TS	
	2.11.7 IR receiver	10
	2.11.8 PWM	10
	2.11.9 GPIO	11
2.12	System component	11
	2.12.1 Clock and Reset unit	
	2.12.2 Timer	11
	2.12.3 WatchDog	11
	2 12 4 Interrunt Controller	11

		12
	2.12.6 Crypto Engine	12
3	Block Diagram	12
4	Pin Descriptions	13
	in Characteristicsignal Descriptions	
5	Electrical characteristics	25
	C characteristicsower up and Power down sequence	26
6	Package Characteristics	27



B200 Brief Data Sheet

1 What is **B200**

The B200 processor represents Hi-Chip Semiconductor's cost effective achievement in multimedia applications processors. The processor targets the needs of electronics market with LCD screens.

The B200 processor is a high-integration and cost effective SOC. It embedded one 32bit RISC CPU, a Crypto Engine , a multi-format full HD video decoder, a 2D-graphic accelerator, a high quality display engine, a flexible audio DMA engine , audio DAC and I2S /PCM interface. It also supports digital video input , RGB video output and a 8bit SAR ADC and etc.

The B200 supports external DDR2/DDR3, and packed with rich general-purpose peripherals such as USB OTG, SD/MMC, SPI, UART, I2C, IR and so on.

The B200 outperforms competitors in terms of its powerful performance, low power consumption and flexible scalability.

2 Features of B200

2.1 Key Specification

- 32-bit RISC CPU
- 16-bit DDR2 or DDR3
- Multi-format video decoder with high definition solutions, max 1920x1080p@60
- Advanced display engine with video rotation
- Audio DAC and I2S/PCM interface
- > 8bit data video in
- 2-ports USB EHCI Host/Device, one can support OTG
- SD/MMC
- > 8bit-SARADC

2.2 High-Performance CPU

- 32-bit single core RISC CPU
- Maximum frequency of 800Mhz, applications smoothly
- Independent 16KB I-cache, 16KB D-cache



2.3 Memory Sub-System

- This section consists of internal memory and external memory
- Boot ROM
- SDRAM
- SPI Nor/Nand Flash interface
- SD/MMC interface

2.3.1 Boot ROM

- > embedded boot ROM
- On chip ROM boot loader
- Support system boot from SPI Nor/Nand Flash
- Support system code upgrade from UART/USB

2.3.2 SDRAM

- External 16bit DDR2/DDR3 SDRAM operation
- Compatible with JEDEC standard DDR3/DDR2 SDRAM
- Data rate up to 1066Mbps for DDR2 and up to 1333Mbps for DDR3
- Maximum 256MB capcacity
- Complete PHY initialization, training and control from various vendor

2.3.3 SPI Nor/Nand Flash interface

- Support 1-bit, 2bit, SPI flash
- Maximum frequency 50MHZ
- Maximum capacity of 32MB
- Support DMA and FIFO mode
- > SPI MODE0, MODE3 supported.
- Support CRC calculation when reading data form FLASH in BYTE or DWORD format

2.3.4 SD/MMC interface

- Support SD/SDIO cards
- Support MMC and eMMC Cards
- > Support one SD (version up to 2.0) or MMC (version up to eMMC 4.41)
- Support half-duplex serial and parallel data transfer for 1bit, 4bit data lines
- Maximum frequency 50MHZ
- Support hardware CRC generation and error detection



- Single or multiple block oriented data transfer, block and burst length programmable
- Support PIO and DMA read/write

2.4 Video Decoder

- H.264 BP/MP/HP@level 5.0, 1080p@60 fps
- H264 MVC, 1080p@60 fps
- ➤ MPEG1, 1080p@60 fps
- ➤ MPEG2 SP@ML, MP@HL, and 1080p@60 fps
- ➤ MPEG4 SP@level 0-3, ASP@level 0-5, GMC, 1080p@60 fps
- MPEG4 short header format (H.263 baseline), 1080p@60 fps
- DivX 3/4/5/6, 1080p@60 fps
- AVS baseline@level 6.0, AVS+(AVS-P16), and 1080p@60 fps
- VC-1 SP@ML, MP@HL, and AP@level 0-3, 1080p@60 fps
- > JPEG hardware decoding, a maximum of 64 megapixels
- MJPEG baseline decoding

2.5 Jpeg Encoder

- ➤ Baseline ISO/IEC 10918-1 Jpeg compliant
- ➤ 8-bit/channel pixel depths
- > Fixed Quantization and Huffman tables
- Fully programmable MCU(minimun coding unit)
- ➤ Hardware support for Restart markers insertion
- Input raw image
 - YCbCr 4:2:0
 - YCbCr 4:2:2
- Output JPEG file: JFIF file format 1.02 or Non-progressive JPEG
- Encoder image size up to 8192x8192(64million pixels) from 96x32
- Speed up to 720p@30

2.6 Video in

- BT.656 interface
- > BT.601 interface with 8bit data width



- DVP interface with 8bit data width
- Speed up to 720p@60

2.7 2D-Graphic Acceleration

- Data format :
 - RGB888/ ARGB8888
 - RGB555/ ARGB1555
 - RGB444/ ARGB4444
 - RGB565
 - CLUT4/8, ACLUT88
- RLE8/16/32 decoder
- Color space convert
- Gamma correction, and contrast/luminance adjustment
- Bicubic filter to support image scaling
- > Arbitrary degrees rotation
- Direct copy , color filling and pattern filling
- > ROP acceleration
- Alpha blending modes including Java 2 Porter-Duff compositing blending
- DirectFB acceleration
- Color keying ,dither, pattern mask and window clipping
- Programmable scanning mode.
- Linked-list operation

2.8 Display System

2.8.1 Display engine

- Output size up to 2048x2048
- Support up to 4 channel layers and programmable blending order
 - Main video layer
 - Auxilary picture layer
 - OSD layer 1
 - OSD layer 2
- > All 4 layers have independent scaler
- Color conversion, brightness, contrast, saturation and hue adjustment and gamma correction



- Main video layer 90°, 180°, 270° rotation
- Main layer input data format
 - YUV 420 /YUV 422/ YUV 411
- Auxilary layer input data format
 - YUV 420 /YUV 422/ YUV 411
- OSD layers input data format
 - ARGB 8888/4444/1555
 - RGB888/RGB444/RGB565
 - CLUT2/CLUT4/CLUT8/ACLUT88

2.8.2 Display output interface

- Support RGB output interface
 - RGB888/RGB666 output
 - Support hsync mode and de mode
 - Support maximum resolution up to 1280x720p@60

2.9 Audio System

2.9.1 Audio Decoding / Encoding

- Software audio decoding formats
 - MPEG L1/L2
 - MP3
 - AAC_LC, HE_AAC, HE_AACV2
 - LPCM
 - (APE
 - FLAC
 - OggVorbis
 - AMRNB
 - AMRWB
 - G.711 (u/a)
- Software audio encoding formats
 - AAC_LC, HE_AAC, HE_AACV2
 - AMR-NB
 - G.711 (u/a)



■ MP3

2.9.2 Audio interface

- PWM DAC
 - PWM modulator stereo DAC output
 - Single ended output
 - 80 ± 3 db@A-weight
 - Support Earphone output with Titanium mode.
 - Audio Data adaptive synchronize
 - Programmable volume control
 - Pop up noise management
 - Embeded power saving
- SPDIF output
 - Support 1 set spdif output
 - Support sample rate from 8khz to 192khz
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- > I2S output
 - Support 1 set I2S output
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Support master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
- I2S input
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Support master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)



2.10 SAR-ADC

- 8bit Successive Approximation Register (SAR) architecture
- 3.3V analog supply and 1.1V digital supply operation
- Single-ended analog input range: 0V to 2V
- Sampling frequency 6.25ksps/12.5ksps/25ksps/62.5ksps (programmable)
- ➤ 16x master clock frequency (to sample frequency ratio)
- Ultra low power consumption: 500uW @ 100Ksps
- ➤ Integral Nonlinearity: -/+1LSB
- Differential Nonlinearity: -/+0.5LSB
- ➤ SNR: 42dB
- ➤ SFDR: 42dB
- Wake up time: 100us

2.11 External Peripherals

2.11.1 USB2.0

- Contains 2 usb ports,port0 support OTG function
- Complies with the USB 2.0 standard for high-speed (480 Mbps)
- Support host or device function
- > Support hi-,full- or low- speed device
- > 5 additional transmit endpoint and 5 receive endpoint

2.11.2 UART

- Support up to 2 uart sets
- DMA-based or interrupt-based operation
- Compliant with industry-standard 16450 and 16550 uarts
- Support RS232 protocol
- Support 5bit,6bit,7bit,8bit serial data bits, an optional parity bit and 1, 1.5 or 2 stop bits
- Programmable parity(even , odd and no parity)
- Programmable clock divides for band clock generation
- Support clock frequency up to 2 MHZ

2.11.3 I2C

- Support up to 3 I2C sets
- Multi-master I2C operation
- Support 7bits and 10bits address mode



- programmable clock frequency and transfer rate up to 400Kbit/s in the fast mode
- Serial 8bits oriented and bidirectional data transfers can be made at up to 100Kbit/s in the standard mode

2.11.4 SPI

- Share pins with SPI flash pin
- > Support serial-master mode with 1 or 2 data bits
- Maximum frequency 50MHZ
- Maximum capacity of 32MB
- Support DMA and FIFO mode
- SPI MODE0, MODE3 supported.
- > Support CRC calculation when reading data form FLASH in BYTE or DWORD format

2.11.5 SDIO

- > Share with SDIO memory interface
- Compatible with SDIO 2.0 protocol
- Maximum frequency 50MHZ
- 4 bits data bus width

2.11.6 TS

- One transport stream controller
- One external synchronous serial interface (SSI)
- ➤ Up to 100Mbps

2.11.7 IR receiver

- A flexible receiver for IR remote
- Programmable FIFO threshold

2.11.8 PWM

- Support up to 3 PWM channels with interrupt based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- > Support continuous mode or one-shot mode
- > 0% to 100% adjustable duty cycle
- Up to 54MHZ output frequency



Minimum resolution is 1/65536

2.11.9 GPIO

- ➤ 4 groups of GPIO (GPIOL,GPIOB,GPIOR,GPIOT), totally GPIO numbers base on different product & package.
- All of GPIOs can be used to generate interrupt
- > All of GPIOs are always in input direction in default after power-on-reset

2.12 System component

2.12.1 Clock and Reset unit

- One oscillator with 27MHZ clock input and 4 embedded PLLs
- Support clock gating control for individual components
- Support global soft-reset control for whole SOC, also individual soft-reset for every components

2.12.2 Timer

- > 8 on chip 32bits Timers in SOC with interrupt-based operation
- Provide two operation modes: free-running and user-defined count
- Support timer work state checkable
- Fixed 27MHz clock input

2.12.3 WatchDog

- 32 bits watchdog counter width
- Counter clock is from apb bus clock
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs
 - Generate a system reset
 - First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Programmable reset pulse length

2.12.4 Interrupt Controller

- Support every interrupt sources input from different components.
- > Every interrupt polarity and enable can by software programmable.



Hardware not distinguished the interrupt source priority.

2.12.5 DMA Controller

- One set of scatter/Gather DMA
- > 8 lists supported
- Start code search function supported

2.12.6 Crypto Engine

- Embeds AES, DES, SHA-1/SHA-256
- Support 128-bit, 192-bit and 256-bit key size for AES
- Support ECB, CBC,CTR,CTS mode for AES
- ➤ Support ECB,CBC,CTR mode for DES
- Support cpu mode and DMA mode

3 Block Diagram




Table 3-1 Block Diagram



4 Pin Descriptions

4.1 Pin Characteristics

I -> input Following table list the characteristics of B200 pins from the following aspects:

Pin# : Pin numbers associated with each signals.

Pin Name: The name of the package pin.

Signal Name: the signal name for that pin in the mode being used

> Function# : Function number

Type : Denote the signal direction

■ O->output

■ B->input/output

■ A->Analog

■ AI->Analog input

■ AO->Analog output

■ P->power

■ G->ground

> Pull Up/Down : denote the internal pull up or pull down resistor.

Power: the voltage supply for the terminal's IO buffers

Pin#	Pin Name	Туре	Power supply	Pull	Function#	Signal name
		Y		up/down		
		В	VDD_IO	U	0	GPIO_L0
1	XGPIO_L0	0	VDD_IO	U	6	PRGB_B1
		В	VDD_IO	U	8	I2C3_SCL
2	XGPIO_L1	В	VDD_IO	Z	0	GPIO_L1
2	XGPIO_L1	0	VDD_IO	Z	6	PRGB_B2
3	XGPIO_L2	В	VDD_IO	Z	0	GPIO_L2
3		0	VDD_IO	Z	6	PRGB_B3
4	VCDIO 13	В	VDD_IO	Z	0	GPIO_L3
4	XGPIO_L3	0	VDD_IO	Z	6	PRGB_B4
5	XGPIO_L4	В	VDD_IO	Z	0	GPIO_L4
3	AGPIO_L4	0	VDD_IO	Z	6	PRGB_B5
6	YGDIO 15	В	VDD_IO	Z	0	GPIO_L5
U	XGPIO_L5	0	VDD_IO	Z	6	PRGB_B6
7	XGPIO_L6	В	VDD_IO	Z	0	GPIO_L6



		0	VDD_IO	Z	6	PRGB_B7
		В	VDD_IO	Z	0	GPIO_L7
8	XGPIO_L7	0	VDD_IO	Z	6	PRGB_CLK
		В	VDD_IO	Z	0	GPIO_L8
9	XGPIO_L8	0	VDD_IO	Z	6	PRGB_HSYNC
		В	VDD_IO	Z	0	GPIO L9
10	XGPIO_L9	0	VDD_IO	Z	6	PRGB_VSYNC
		В	VDD_IO	U	0	GPIO_L10
		0	VDD_IO	U	1	PWM 0
11	XGPIO_L10	1	VDD_IO	U	3	IR
		0	VDD_IO	U	6	PRGB_DE
		В	VDD_IO	U	0	GPIO_L11
12	XGPIO_L11	0	VDD_IO	U	1	SF_CSJ0
		В	VDD_IO	Z	0	GPIO_L12
13	XGPIO_L12	0	VDD_IO	Z	1	SF_MISO
		В	VDD IO	Z	0	GPIO_L13
14	XGPIO_L13	В	VDD_IO	z	1	SF_MOSI
		В	VDD_IO	Z	0	GPIO_L14
15	XGPIO_L14	0	VDD_IO	Z	1	SF_CLK
		В	VDD_IO	U	0	GPIO_L15
16	XGPIO_L15	0	VDD_IO	U	1	SF_CSJ1
		В	VDD_IO	Z	0	GPIO_L16
	XGPIO_L16	1	VDD_IO	Z	1	SSI_MISYNC
1=		В	VDD_IO	Z	4	SDIO_D1
17		Ţ	VDD_IO	Z	5	VIN_D0
			VDD_IO	Z	6	VIN_D7
		1	VDD_IO	Z	7	UART1_RX
		В	VDD_IO	Z	0	GPIO_L17
		ı	VDD_IO	Z	1	SSI_MISYNC
40		В	VDD_IO	Z	4	SDIO_D0
18	XGPIO_L17	1	VDD_IO	Z	5	VIN_D1
\(\lambda\)		1	VDD_IO	Z	6	VIN_D6
	>	0	VDD_IO	Z	7	UART1_TX
19	VDD_IO	Р	NA	NA	NA	NA
		В	VDD_IO	Z	0	GPIO_L18
		1	VDD_IO	Z	1	SSI_MICLK
20	XGPIO_L18	В	VDD_IO	Z	4	SDIO_CLK
		1	VDD_IO	Z	5	VIN_D2
		1	VDD_IO	Z	6	VIN_D5
		В	VDD_IO	Z	0	GPIO_L19
21	XGPIO_L19	I	VDD_IO	Z	1	SSI_MID
	_	В	VDD_IO	Z	4	SDIO_CMD



	<u> </u>		\(\rangle\)	_	_	\//NI_DC
		1	VDD_IO	Z	5	VIN_D3
		I	VDD_IO	Z	6	VIN_D4
		В	VDD_IO	U	0	GPIO_L20
		В	VDD_IO	U	3	I2C2_SDA
22	XGPIO_L20	В	VDD_IO	U	4	SDIO_D3
		1	VDD_IO	U	5	VIN_D4
		1	VDD_IO	U	6	VIN_D3
		В	VDD_IO	U	0	GPIO_L21
		В	VDD_IO	U	3	I2C2_SCL
23	XGPIO_L21	В	VDD_IO	U	4	SDIO_D2
		1	VDD_IO	U	5	VIN_D5
		1	VDD_IO	U	6	VIN_D2
24	XP_CRSTJ	1	VDD_IO	NA	NA ^	NA
		В	VDD_IO	U	0	GPIO_L23
		0	VDD_IO	U	1	PWM_0
		1	VDD_IO	U	2	I2S_DATAI
25	XGPIO_L23	0	VDD_IO	U	3	I2S_DATAO
		1	VDD_IO	U	4	IR
		1	VDD_IO	U	5	VIN_D6
		1	VDD_IO	U	6	VIN_D1
		В	VDD_IO	Z	0	GPIO_L24
	XGPIO_L24	1	VDD_IO	Z	1	SSI_MISYNC
		В	VDD_IO	Z	2	I2S_LRCK
26		В	VDD_IO	Z	3	I2S_MCLK
		1	VDD_IO	Z	5	VIN_D7
			VDD_IO	Z	6	VIN_D0
		В	VDD_IO	Z	0	GPIO_L25
		1	VDD_IO	Z	1	SSI_MIVLD
		В	VDD_IO	Z	2	I2S_BCLK
27	XGPIO_L25	В	VDD_IO	Z	3	I2S_BCLK
		0	VDD_IO	Z	4	SPDIF_O
		1	VDD_IO	Z	6	VIN_CLK
	<u> </u>	В	VDD_IO	D	0	GPIO_L26
		ı	VDD_IO	D	1	SSI_MICLK
		В	VDD_IO	D	2	I2S_MCLK
28		В	VDD_IO	D	3	I2S_LRCK
	XGPIO_L26	0	VDD_IO	D	4	SPDIF_O
		В		D	5	HDMI_CEC
		0	VDD_IO	D	6	
			VDD_IO			TVE_HSYNC
20	VDD CO55	I	VDD_IO	D	7	VIN_HSYNC
29	VDD_CORE	Р	NA NA	NA -	NA	NA COLO 127
30	XGPIO_L27	В	VDD_IO	Z	0	GPIO_L27



			VDD 16	_	_	CCL NAIS
		1	VDD_IO	Z	1	SSI_MID
		0	VDD_IO	Z	2	I2S_DATAO
		1	VDD_IO	Z	3	I2S_DATAI
		0	VDD_IO	Z	4	SPDIF_O
		1	VDD_IO	Z	5	HDMI_HTPG
		0	VDD_IO	Z	6	TVE_VSYNC
		I	VDD_IO	Z	7	VIN_VSYNC
		В	VDD_IO	U	0	GPIO_L28
31	XGPIO_L28	1	VDD_IO	U	2	UART1_RX
		В	VDD_IO	U	3	I2C1_SDA
		В	VDD_IO	U	0	GPIO_L29
32	XGPIO_L29	0	VDD_IO	U	2	UART1_TX
		В	VDD_IO	U	3	I2C1_SCL
33	ADAC_LP	AO	VDD_ADAC	NA	NA	NA
34	ADAC_VDDA	Р	VDD_ADAC	NA	NA	NA
35	ADAC_RP	AO	VDD_ADAC	NA	NA	NA
36	VDD_IO	Р	NA	NA	NA	NA
		В	VDD_IO	U	0	GPIO_B2
	XGPIO_B2	0	VDD_IO	U	1	PWM_1
		В	VDD_IO	U	3	I2C2_SDA
37		0	VDD_IO	U	4	SPDIF_O
		0	VDD_IO	U	5	PRGB_DE
		В	VDD_IO	U	7	I2S_LRCK
		В	VDD_IO	U	0	GPIO_B3
		0	VDD_IO	U	1	PWM_1
		В	VDD_IO	U	3	I2C2_SCL
38	XGPIO_B3	1	VDD_IO	U	4	IR
		0	VDD_IO	U	5	PRGB_R0
		В	VDD_IO	U	7	I2S DATAI
39	VDD_CORE	Р	NA	NA	NA	NA
40	D3_DQ9	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ14		_ `			
41	D3_DQ11	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ12	=		· · · · · ·	· == =	
42	D3 DM1	0	DDR_VDDQ	NA	NA	NA
	/D2_DQM1	_		• • •		
43	D3_DQ13	В	DDR_VDDQ	NA	NA	NA
.5	/D2_DQ9	-		• • •		
44	D3_DQ15	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ13		JJN_VJJQ			
45	DDR_VDDQ	P	NA	NA	NA	NA
46	D3_DQS1	В	DDR_VDDQ	NA	NA	NA
+0	ראַ האַ	ט	שטטע_ייטטע	ואר	1477	IVA



	/D2_DQS1					
47	D3 DQSB1	В	DDR VDDQ	NA	NA	NA
47	/D2_DQSB1	В	DDN_VDDQ	NA .	IVA	IVA
48	D3_DQ8	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ15		_			
49	DDR_VDDQ	Р	NA	NA	NA	NA
50	D3_DQ10	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ8					
51	D3_DQ14	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ10					
52	D3_DQ12	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ13					
53	DDR_VDDQ	Р	NA	NA	NA	NA
54	D3_DQ0	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ6					
55	D3_DQ2	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ1	_).'	
56	D3_DQS0	В	DDR_VDDQ	NA	NA	NA
	/D2_DQS0		222 1122			
57	D3_DQSB0	В	DDR_VDDQ	NA	NA	NA
50	/D2_DQSB0		212	/	A1.A	
58	DDR_VDDC	Р	NA VDDO	NA	NA	NA
59	D3_DM0	0	DDR_VDDQ	NA	NA	NA
60	/D2_DQM0	В	DDR_VDDQ	NA	NA	NA
00	D3_DQ6 /D2 DQ4	В	DDK_VDDQ	IVA	IVA	INA
61	D3_DQ4	В	DDR_VDDQ	NA	NA	NA
01	/D2_DQ3	В	DDN_VDDQ	IVA	IVA	INA
62	D3_DQ3	В	DDR_VDDQ	NA	NA	NA
02	/D2_DQ7		551V55Q	10/1	10/1	107
63	D3_DQ1	В	DDR VDDQ	NA	NA	NA
~ \	/D2_DQ0		_ `			
64	DDR_VDDQ	Р	NA	NA	NA	NA
65	D3_DQ5	В	DDR_VDDQ	NA	NA	NA
7	/D2_DQ2		<u> </u>			
66	D3_DQ7	В	DDR_VDDQ	NA	NA	NA
	/D2_DQ5					
67	DDR_PLLVCCA	Р	NA	NA	NA	NA
68	DDR_VDDQ	Р	NA	NA	NA	NA
69	D3_CK	0	DDR_VDDQ	NA	NA	NA
	/D2_CK					
70	D3_CKB	0	DDR_VDDQ	NA	NA	NA
	/D2_CKB					



71	D3_B1	0	DDR_VDDQ	NA	NA	NA
	/D2_ODT		222 1122			
72	D3_A12	0	DDR_VDDQ	NA	NA	NA
	/D2_RASB	_				
73	D3_A4	0	DDR_VDDQ	NA	NA	NA
	/D2_CASB					
74	D3_A6	0	DDR_VDDQ	NA	NA	NA
	/D2_A0					
75	D3_A8	0	DDR_VDDQ	NA	NA	NA
	/D2_A2					
76	D3_A1	0	DDR_VDDQ	NA	NA	NA
	/D2_A4				•	
77	D3_A11	0	DDR_VDDQ	NA	NA	NA
	/D2_A6					Y
78	DDR_VDDQ	Р	NA	NA	NA	NA
79	D3_A10	0	DDR_VDDQ	NA	NA	NA
	/D2_A8			A ()	>	
80	D3_B2	0	DDR_VDDQ	NA	NA	NA
	/D2_A11					
81	D3_A0	0	DDR_VDDQ	NA	NA	NA
	/D2_WEB			/		
82	DDR_VDDC	Р	DDR_VDDQ	NA	NA	NA
83	D3_A2	0	DDR_VDDQ	NA	NA	NA
	/D2_BA0					
84	D3_A9	0	DDR_VDDQ	NA	NA	NA
	/D2_BA1					
85	D3_A13	0	DDR_VDDQ	NA	NA	NA
	/ NA		_			
86	D3_RESETN	0	DDR_VDDQ	NA	NA	NA
	/NA		_			
87	DDR_VDDQ	Р	NA	NA	NA	NA
88	D3 CKE	0	DDR VDDQ	NA	NA	NA
	/D2_CKE		_			
89	D3_A7	0	DDR_VDDQ	NA	NA	NA
,	/D2_A1		_ ~			
90	D3_A5	0	DDR_VDDQ	NA	NA	NA
• =	/D2_A10	=				
91	D3_A3	0	DDR_VDDQ	NA	NA	NA
•	/D2_A5	=				
92	D3_B0	0	DDR_VDDQ	NA	NA	NA
	/D2_A3	-	-5Q		. • • •	
93	D3_WEB	0	DDR_VDDQ	NA	NA	NA
<i>33</i>		5	DDIC_VDDQ	14/7	1477	INC
	/D2_A9					



94	D3_CASB	0	DDR_VDDQ	NA	NA	NA
	/D2_A7					
95	D3_ODT /D2_A12	0	DDR_VDDQ	NA	NA	NA
96	D3_RASB /D2_BA2	0	DDR_VDDQ	NA	NA	NA
	, <u> </u>	В	VDD_IO	U	0	GPIO_R5
		0	VDD_IO	U	1	PWM_2
97	XGPIO_R5	1	VDD_IO	U	2	UART2_RX
	_	В	VDD_IO	U	3	I2C2_SDA
		0	VDD_IO	U	5	PRGB_R5
98	VDD_IO	Р	NA	NA	NA	NA
		В	VDD_IO	U	0	GPIO_R8
		0	VDD_IO	U	2	UART2_TX
		В	VDD_IO	U	3	I2C2_SCL
99	XGPIO_R8	0	VDD_IO	U	5	PRGB_G0
		0	VDD_IO	U	6	PRGB_R0
		0	VDD_IO	U	7	PRGB_G1
		0	VDD_IO	Ų	8	UART2_TX
		В	VDD_IO	U	0	GPIO_T0
		0	VDD_IO	U	3	TVE_HSYNC
		В	VDD_IO	U	4	SDIO_D1
100	XGPIO_T0	0	VDD_IO	U	5	PRGB_G1
		0	VDD_IO	U	6	PRGB_R1
		0	VDD_IO	U	7	PRGB_G3
		0	VDD_IO	U	8	UART2_RX
		В	VDD_IO	U	0	GPIO_T1
		0	VDD_IO	U	3	TVE_VSYNC
		В	VDD_IO	J	4	SDIO_D0
101	XGPIO_T1	0	VDD_IO	J	5	PRGB_G2
, (0	VDD_IO	J	6	PRGB_R2
4		0	VDD_IO	J	7	PRGB_G0
		0	VDD_IO	U	8	UART2_RX
Y	·	В	VDD_IO	U	0	GPIO_T2
		1	VDD_IO	U	2	UART2_RX
102		В	VDD_IO	U	3	I2C3_SCL
	XGPIO_T2	В	VDD_IO	U	4	SDIO_CLK
		0	VDD_IO	U	5	PRGB_G3
		0	VDD_IO	U	6	PRGB_R3
		0	VDD_IO	U	7	PRGB_G4
103	YGDIO TO	В	VDD_IO	U	0	GPIO_T3
103	XGPIO_T3	0	VDD_IO	U	2	UART2_TX



		Б	VDD 10		2	1262 654
		В	VDD_IO	U	3	I2C3_SDA
		В	VDD_IO	U	4	SDIO_CMD
		0	VDD_IO	U	5	PRGB_G4
		0	VDD_IO	U	6	PRGB_R4
		0	VDD_IO	U	7	PRGB_G2
		В	VDD_IO	Z	0	GPIO_T4
		Į	VDD_IO	Z	1	SSI_MID
104	XGPIO_T4	В	VDD_IO	Z	4	SDIO_D3
104	70110_14	0	VDD_IO	Z	5	PRGB_G5
		0	VDD_IO	Z	6	PRGB_R5
		0	VDD_IO	Z	7	PRGB_G6
		В	VDD_IO	Z	0	GPIO_T5
		1	VDD_IO	Z	1	SSI_MICLK
405	VCDIO TE	В	VDD_IO	Z	4	SDIO_D2
105	XGPIO_T5	0	VDD_IO	Z	5	PRGB_G6
		0	VDD_IO	Z	6	PRGB_R6
		0	VDD_IO	z	7	PRGB_G5
		В	VDD_IO	U	0	GPIO_T6
	XGPIO_T6	1	VDD_IO	U	1	SSI_MIVLD
106		В	VDD_IO	U	3	I2C2_SCL
		0	VDD_IO	U	5	PRGB_G7
		0	VDD_IO	U	6	PRGB_R7
	XGPIO_T7	В	VDD_IO	U	0	GPIO_T7
		1	VDD_IO	U	1	SSI_MISYNC
		В	VDD_IO	U	3	I2C2_SDA
107		0	VDD_IO	U	5	PRGB_B0
		0	VDD_IO	U	6	PRGB_G0
		В	VDD_IO	U	8	I2C2_SDA
		В	VDD_IO	U	0	GPIO_T8
	CY	1	VDD_IO	U	1	SSI_MID
		1	VDD_IO	U	2	I2S_DATAI
		1	VDD_IO	U	3	EJ_TRSTJ
108	XGPIO_T8	В	VDD_IO	U	4	SDIO_D1
7		0	VDD_IO	U	5	PRGB_B1
		0	VDD_IO	U	6	PRGB_G1
		В	VDD_IO	U	8	I2C2_SCL
		В	VDD_IO	U	0	GPIO_T9
		ı	VDD_IO	U	1	SSI_MICLK
		В	VDD_IO	U	2	I2S_LRCK
109	XGPIO_T9	ı	VDD_IO	U	3	EJ_TDI
		В	VDD_IO	U	4	SDIO_D0
		0	VDD_IO	U	5	PRGB_B2
		J	טו_טטעי	J	ر	rNGD_BZ



		0	VDD_IO	U	6	PRGB_G2
		В	VDD_IO	U	0	GPIO_T10
		1	VDD_IO	U	1	SSI_MIVLD
		В	VDD_IO	U	2	I2S_BCLK
110	XGPIO_T10	0	VDD_IO	U	3	EJ_TDO
	_	В	VDD_IO	U	4	SDIO_CLK
		0	VDD_IO	U	5	PRGB_B3
		0	VDD_IO	U	6	PRGB_G3
		В	VDD_IO	U	0	GPIO_T11
		1	VDD_IO	U	1	SSI_MISYNC
		В	VDD_IO	U	2	I2S_MCLK
111	XGPIO_T11	1	VDD_IO	U	3	EJ_TMS
	_	В	VDD_IO	U	4	SDIO_CMD
		0	VDD_IO	U	5	PRGB_B4
		0	VDD_IO	U	6	PRGB_G4
		В	VDD_IO	U	0	GPIO_T12
		0	VDD_IO	U	1	PWM_2
		0	VDD_IO	U	2	I2S_DATAO
112	XGPIO_T12	1	VDD_IO	U	3	EJ_TCLK
		В	VDD_IO	U	4	SDIO_D3
		0	VDD_IO	U	5	PRGB_B5
		0	VDD_IO	U	6	PRGB_G5
		В	VDD_IO	D	0	GPIO_T13
113	XGPIO_T13	0	VDD_IO	D	5	PRGB_B6
		0	VDD_IO	D	6	PRGB_G6
		В	VDD_IO	U	0	GPIO_T14
		1	VDD_IO	U	2	UART2_RX
114	XGPIO_T14	В	VDD_IO	U	3	I2C3_SDA
	~~~	0	VDD_IO	U	5	PRGB_B7
		0	VDD_IO	U	6	PRGB_G7
, (	, <del>\</del>	В	VDD_IO	U	0	GPIO_T15
\ \\		0	VDD_IO	U	1	PWM_2
	>	0	VDD_IO	U	2	UART2_TX
115	XGPIO_T15	В	VDD_IO	U	3	I2C3_SCL
		0	VDD_IO	U	5	PRGB_CLK
		0	VDD_IO	U	6	PRGB_B0
		В	VDD_IO	U	8	I2C3_SDA
116	VDDC_PLL	Р	NA	NA	NA	NA
117	XP_X27MOUT	AO	VDD_PLL	NA	NA	NA
118	XP_X27MIN	Al	VDD_PLL	NA	NA	NA
119	VDD_PLL	Р	NA	NA	NA	NA
120	XADC8B_IN	Al	USB_VDD3P3	NA	NA	NA



121	USB_VDD3P3	Р	NA	NA	NA	NA
122	USB1_PN	Α	USB_VDD3P3	NA	NA	NA
123	USB1_PP	Α	USB_VDD3P3	NA	NA	NA
124	USB_VDD1P1	Р	NA	NA	NA	NA
125	USB0_PN	Α	USB_VDD3P3	NA	NA	NA
126	USBO_PP	А	USB_VDD3P3	NA	NA	NA
127	USB0_VBUS	Α	USB_VDD3P3	NA	NA	NA
128	USB0_ID	Α	USB_VDD3P3	NA	NA	NA

Table 4-1 Pin Characteristics

### 4.2 Signal Descriptions

B200 contains many peripheral interfaces, following table shows detailed function description of every signal:

- > Signal Name : the signal name of every signal
- > Descriptions: the detailed function description of every signal
- > Type : Denote the signal direction
  - I -> input
  - O->output
  - B->input/output
  - A->Analog
  - AI->Analog input
  - AO->Analog output
  - P->power
  - G->ground

Signal Name	Descriptions	Туре		
power				
VDD_IO	Digital IO Power	Р		
VDD_CORE	Digital Core Power	Р		
ADAC_VDDA	Audio DAC Power	Р		
DDR_VDDQ	DDR IO Power	Р		
DDR_VDDC	DDR Core Power	Р		
DDR_PLLVCCA	DDR PLL Power	Р		
VDD_PLL	PLL IO Power	Р		
VDDC_PLL	PLL Core Power	Р		
USB_VDD3P3	USB IO Power	Р		
USB_VDD1P1	USB Core Power	Р		
Oscillator				
XP_X27MOUT	Clock output of 27MHZ crystal	AO		
XP_X27MIN	Clock input of 27MHZ crystal	Al		



System Reset		
XP_CRSTJ	Reset signal, low active	1
EJTAG Debug		•
EJ_TCLK	EJTAG clock signal	1
EJ_TRSTJ	EJTAG reset signal , low active	1
EJ_TMS	EJTAG mode select signal	1
EJ_TDI	EJTAG data input signal	1
EJ_TDO	EJTAG data output signal	0
DDR	,	
Dx_CK	Active high clock signal to DDR memory	0
Dx_CKB	Active low clock signal to DDR memory	0
Dx_CKE	Active high clock enable signal to DDR memory	0
Dx_RASB	Active low row address strobe to DDR memory	0
Dx_CASB	Active low column address strobe to DDR memory	0
Dx_WEB	Active low write enable strobe to DDR memory	0
Dx_ODT	On die termination output signal	0
Dx_RESETN	Reset signal to DDR memory	0
Dx_DM0	Active low data mask signal to DDR memory	0
Dx_DM1	Active low data mask signal to DDR memory	0
Dx_DQS0	Active high bidirectional data strobes to DDR memory	В
Dx_DQSB0	Active low bidirectional data strobes to DDR memory	В
Dx_DQS1	Active high bidirectional data strobes to DDR memory	В
Dx_DQSB1	Active low bidirectional data strobes to DDR memory	В
Dx_BA0	Bank address signal to DDR memory	0
Dx_BA1	Bank address signal to DDR memory	0
Dx_BA2	Bank address signal to DDR memory	0
Dx_Ai (i=0~13)	Address signal to DDR memory	0
Dx_DQi (i=0~15)	Bidirectional data signal to DDR memory	В
USB2.0		•
USB0_PN	USB2.0 OTG Data Signal DM	AB
USB0_PP	USB2.0 OTG Data Signal DP	AB
USB0_VBUS	USB2.0 OTG 5V power supply	Р
USB0_ID	USB2.0 OTG ID indicator	Al
USB1_PN	USB2.0 Data Signal DM	AB
USB1_PP	USB2.0 Data Signal DP	AB
SAR-ADC8B		•
XADC8B_IN	SAR 8BT ADC INPUT	Al
ADAC		



ADAC LP	Audio DAC left channel output	AO
ADAC RP	Audio DAC right channel output	AO
SPI FLASH		110
SF_CLK	SPI Serial clock	0
SF_CSJ0	SPI chip select signal 0 , low active	0
SF_CSJ1	SPI chip select signal 1 , low active	0
SF_MISO	SPI Serial data input	1
SF_MOSI	SPI Serial data output	0
SDIO		l
SDIO_CLK	Clock signal for SDIO	0
SDIO_CMD	Command signal for SDIO	В
SDIO_D0	Data input and output for SDIO	В
SDIO_D1	Data input and output for SDIO	В
SDIO_D2	Data input and output for SDIO	В
SDIO_D3	Data input and output for SDIO	В
TSC		
SSI_MICLK	Transport stream clock	1
SSI_MISYNC	Transport stream sync	1
SSI_MIVLD	Transport stream data valid	1
SSI_MID	Transport stream input data	1
UART		
UART1_TX	UART 1 Data Transmit	0
UART1_RX	UART 1 Data Receive	1
UART2_TX	UART 2 Data Transmit	0
UART2_RX	UART 2 Data Receive	I
12C	/	•
I2C1_SCL	I2C 1 Clock Signal	В
I2C1_SDA	I2c 1 Data Signal	В
I2C2_SCL	I2C 2 Clock Signal	В
I2C2_SDA	I2c 2 Data Signal	В
I2C3_SCL	I2C 3 Clock Signal	В
I2C3_SDA	I2c 3 Data Signal	В
IR		
IR	IR receive data	1
PWM		
PWM_0	Pulse Width Modulation output	0
PWM_1	Pulse Width Modulation output	0
PWM_2	Pulse Width Modulation output	0
SPDIF		
SPDIF_O	SPDIF output signal	0
12S		•
I2S_MCLK	I2S source clock	В



I2S_BCLK	I2S serial clock	В
I2S_LRCK	I2S left & right channel signal	В
I2S_DATAI	I2S serial data input	1
I2S_DATAO	I2S serial data output	0
Video IN		
VIN_CLK	Video input clock signal	1
VIN_HSYNC	Video HSYNC input signal or Video Active input	1
	signal	
VIN_VSYNC	Video VSYNC input signal	1
VIN_DATA7	Video input data bits	1
VIN_DATA6	Video input data bits	1
VIN_DATA5	Video input data bits	
VIN_DATA4	Video input data bits	<u>}</u>
VIN_DATA3	Video input data bits	1
VIN_DATA2	Video input data bits	
VIN_DATA1	Video input data bits	I
VIN_DATA0	Video input data bits	
PRGB output		
PRGB_CLK	RGB clock signal	0
PRGB_DE	RGB data active signal	0
PRGB_HSYNC	RGB HSYNC signal	0
PRGB_VSYNC	RGB VSYNC signal	0
PRGB_R0~PRGB_R7	RGB red component data	0
PRGB_G0~PRGB_G7	RGB green component data	0
PRGB_B0~PRGB_B7	RGB blue component data	0

Table 4-2 Signal Descriptions

## **5** Electrical characteristics

### 5.1 DC characteristics

Table 5-1 summarizes the DC electrical characteristics with below condition as

- $\triangleright$  VDDP-VSSP = 3.3V  $\pm$ 5%
- ➤ Ta = 25°C
- Crystal frequency is XP_XIN = 27MHz

item	Descriptions	Condition	Min.	тур.	Max.	Unit
VDD_IO	Digital IO Power		2.97	3.3	3.7	V



item	Descriptions	Condition	Min.	Тур.	Max.	Unit
VDD_CORE	Digital Core Power		1.05	1.1	1.21	V
VDD_VDDQ	DDR2 IO Power		1.62	1.8	1.98	V
VDD_VDDQ	DDR3 IO Power		1.35	1.5	1.65	V
VDD_VDDC	DDR Core Power		1.05	1.1	1.21	V
DDR_PLLVCCA	DDR PLL Power		2.97	3.3	3.7	V
VDD_PLL	PLL IO Power		2.97	3.3	3.7	V
VDDC_PLL	PLL Core Power		1.05	1.1	1.21	V
USB_VDD3P3	USB IO Power		2.97	3.3	3.7	V
USB_VDD1P1	USB Core Power		1.05	1.1	1.21	V
Idd_1.1V	Operating Supply Current,			270		mA
luu_1.1v	for all VDD=1.1V			270		ША
Idd_3.3V	Operating Supply Current,			30		mA
luu_5.5 v	for all VDD=3.3V			50		IIIA
Idd_1.8V	Operating Supply Current,			260		mA
luu_1.8v	for all VDD=1.8V			200		ША
Pd	Power Dissipation	Include DDR		0.9		W
VOL	Output Voltage Low				0.4	V
VOH	Output Voltage High		2.4			V
VIH	Input Voltage High		2.7		5.0	V
VIL	Input Voltage Low		-0.3		0.7	V

Table 5-1 - DC Electrical Characteristics

### 5.2 Power up and Power down sequence

The power up and power down sequence needs to be followed to avoid power up crash and latch up during power down. The signals involved in this sequence are:

- > VDDIQ
- ➤ VDDCORE
- XP_CRST# (CPU reset signal)

Figure 5. illustrates the power up and power down timing sequence with the support of Table 5-2






Figure 5.2 - Power up and Power down Sequence


			Value		
Name	Description	Min.	Тур.	Max ·	Uni t
Td_IO-C_Start	Distance from IO power start rise to core power start rise	0		N/A	ms
Td_IO-DDR_Start	Distance from IO power start rise to DDR power start rise	0		N/A	ms
Td_Core-RSTJ	Distance from CPU core power stable to cold reset rise up to 2.0V	5			ms


Table 5-2 - Power up and Power down Sequence Parameters


# 6 Package Characteristics

The package for B200 is eLQFP128 (14mmx14mmx1.4mm)










esa mor	MILLIMETER		
SYMBOL	MIN	NOM	MAX
A	_	_	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.14	_	0.22
b1	0.13	0.16	0.19
c	0.13	_	0.17
cl	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
Е	15.80	16.00	16.20
E1	13.90	14.00	14.10
eВ	15.05	-	15.35
e	0.40BSC		2
L	0.45		0.75
L1	1.00REF		
θ	0	-	7



L/F Size (mm)	D2	E2
218*218	4.95REF	4.95REF