

Chapter 3 & Appendix B (continued)

Arithmetic for Computers

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow

Integer Subtraction

- Add negation of second operand
- Example: $7 - 6 = 7 + (-6)$

+7:	0000	0000	...	0000	0111
-6:	1111	1111	...	1111	1010
<hr/>					
+1:	0000	0000	...	0000	0001

- Overflow if result out of range
 - Subtracting two positive or two negative operands, no overflow
 - Subtracting positive from negative operand
 - Overflow if result sign is 0
 - Subtracting negative from positive operand
 - Overflow if result sign is 1

Dealing with Overflow

- Overflow occurs when the result of an operation cannot be represented in 32 bits
 - i.e., when the sign bit contains a value bit of the result and not the proper sign bit
 - When adding operands with different signs or when subtracting operands with the same sign, overflow can never occur


Operation	Operand A	Operand B	Result indicating overflow
$X = A + B$	$A \geq 0$	$B \geq 0$	$X < 0$
$X = A + B$	$A < 0$	$B < 0$	$X \geq 0$
$X = A - B$	$A \geq 0$	$B < 0$	$X < 0$
$X = A - B$	$A < 0$	$B \geq 0$	$X \geq 0$

Ignoring Overflow?


- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

Multiplication


- Start with long-multiplication approach



Maximum length of product is the sum of operand lengths



Hardware




e.g., 0010 × 0011

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	001 <u>1</u>	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	000 <u>1</u>	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	000 <u>0</u>	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	000 <u>0</u>	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110

Optimized Multiplier


- Perform steps in parallel: add/shift



- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low

Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff




- Can be pipelined
 - Several multiplication performed in parallel

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - `mult rs, rt` / `multu rs, rt`
 - 64-bit product in HI/LO
 - `mfhi rd` / `mflo rd`
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - `mul rd, rs, rt`
 - Least-significant 32 bits of product -> rd



Division



n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor \leq dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0 , add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required


Division Hardware



e.g., 0111/0010

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	@110 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	@111 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	@111 1111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	@000 0011
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	@000 0001
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both

Faster Division

- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g., *SRT division*) generate multiple quotient bits per step
 - Still require multiple steps
 - Also requires table lookups...

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - `div rs, rt` / `divu rs, rt`
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use `mfhi`, `mflo` to access result

Right Shift and Division

- Left shift by i places multiplies an integer by 2^i
- Right shift divides by 2^i ...
 - ...only for unsigned integers
- For signed integers
 - Arithmetic shift right: replicate sign bit
 - e.g., $-5 / 4$
 - $11111011_2 \gg 2 = 11111110_2 = -2$
 - Rounds toward $-\infty$
 - c.f. $11111011_2 \ggg 2 = 00111110_2 = +62$



Combinational vs. Sequential

- Combinational: output depends completely on the value of the inputs
 - time doesn't matter
- Sequential: output also depends on the *state a little while ago*
 - can depend on the value of the output some time in the past
 - we need a clock for synchronization/control


Memory

- Think about how you might design a combinational circuit that could be used as a single bit of *memory*
- Recall that the output of a gate can change whenever the inputs change

Gate Timing




Feedback




- What happens when A changes from 1 to 0?

Set-Reset (S-R) latch

- Two NOR gates





S-R latch Truth Table



If both $S = 1$ and $R = 1$, then
Q's output is undefined

Q_t	S_t	R_t	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0?
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0?


S-R latch Timing



Clocked S-R Latch

- Inside a computer we want the output of gates to change only at specific times
 - We can add some circuitry to make sure that changes occur only when a *clock* changes
 - i.e., when the clock changes from 0 to 1

Clocked S-R Latch



- Q only changes when the Clock is a 1
- If Clock is 0, neither S nor R are able to actually *reach* the NOR gates


What if $S=R=1$?

- The truth table earlier showed a question mark when S and R both equal 1
- The value of Q is nondeterministic
 - i.e., the circuit is not *stable*
- We need to make sure that S and R both do not equal 1 - but how?


What if $S=R=1$?

- The truth table earlier showed a question mark when S and R both equal 1
- The value of Q is nondeterministic
 - i.e., the circuit is not *stable*
- We need to make sure that S and R both do not equal 1 - but how?
 - Still use the clock
 - Combine S and R together

Avoiding $S=R=1$: D Flip-Flop




D Flip-Flop



- Now we have only one input: D
- If D is a 1 when the clock becomes 1, the circuit will *remember* the value 1 ($Q=1$)
- If D is a 0 when the clock becomes 1, the circuit will *remember* the value 0 ($Q=0$)

D Flip-Flop Timing



8-Bit Memory

- We can use eight D Flip-Flops to create an 8-bit memory
- We have eight inputs that we want to *store*, all *written* at the same time
 - all eight flip-flops use the same clock
- Can use for registers

8-Bit Memory

