
CpE2210 Introduction to Computer Engineering

Dr. Minsu Choi
CH 7&8: Sequential Logic
Networks

Sequential Logic Networks?

- A sequential logic network is a digital system where the output is determined by both the present input and the result of a previous event.
- Ex) 3-bit counter



X= Juput that

(auses thousing

R= output

X/R to next

State

State

from the

previous

State


=) Symbolic

representation of a state

Formal Description of the System: State Diagram

We define each possible value of the word as a distinct state of the machine.

ex) 3 -bit (ounter




Sequential Circuit design & Finite State machine

Sequential Network Requirements

- A combinational logic network to perform Boolean operations.
- A memory element that stores the result of an earlier event.
- If we require a clock signal to synchronize the events, it is called "synchronous logic network", also.
- Clocking signal convention: T = 1 is assumed.
- (t-1) to t called previous cycle, t to (t+1) called present cycle and (t+1) to (t+2) called next clock cycle.

We now assume that lis the unit clock paidd

Ex) General Sequential Network #1



■ Two combinational logic blocks #1 and #2 and a state element (a clocked memory) M.

$$a(t) = \chi(t-1)$$


$$b(t) = y(t-1)$$

$$current injurt of previous state$$


$$=) fo = f_0(A, B, C, a, b)$$

$$f_1 = f_1(A, B, C, a, b)$$

Ex) General Sequential Network #2



1 combinational logic block & 1 memory element and feedback wires.



		Continued, State table					
	. . E	Ex3)	sent v	alves	ements with the state of the st	pextistate	
		R(+)	u(t)	V(+)	9c+)	18 (++1)	
State diagram.		0	0	O	0		
		0	0	e de la constante de la consta	Apparection-company.	O	
UND ~		0	Manufacture	0	444000000000000000000000000000000000000	6	
		0	aggaran	A constitution of the second second second			
0% 00/1			O	0	- Monte and American		
(D) _ (D) =		Manager	0	Apple	0		
J 01/0			Management Company	0	00	0	
MI/1 10/0							

Multi-State Variable Networks

■ If we have n state variables, then 2ⁿ states are needed when we draw a state diagram.

	ay (+)=S(+) (+) (+)
	(+) (+)
	&
	$\chi(t+1) = D\chi(t) = 0\chi(t)$ $\chi(t+1) = D\chi(t) = 0\chi(t)$
	y(++1) = Py(+) = 04(+)
	Mext states
1	x (++1) y(++1)

an(+)= S(+) + X(+)


whom we draw a state diagram.						プレイヤノード	307-00
■ Ex)	present values				Mext states		
S	St)	X(+)	y(+)	Ox(t)	ay(+)	7 (++1)	4(++1)
$a_{x}(t)$	0	O	0	0	0	0	0
DFF D _X	O	0	- Parties and the second secon	O	- Militalina.	O	*Company
•	6		O	and the second	A Divinion in the second	and the second	al Company of
$a_{y}(t)$	0			1	0		0
DFF D _y	distinct constant was	00	0		000		100
'	144		Ĭ	0	* Salara	Ŏ	dispendent of the control of the con




11/0

10/1

11/1





=) For eac	Diagram to St	out going transit	o√).
Euputs XY 00	present state A B O O O O	Next state AB OO OI	7 You need to consider
10	00	10	Since you have I luput bits.
	•	No. of the Control of	

Sequential Network Design


We start with a listing of the desired transition characteristics (state table, etc) and use the information to create the network.


Ex)

Yo

O/I

PHESULT VALUES $A(t) \propto (t)$ f(t) f(t)










E 8 States.

=) we need three FFs

Three reports : D2 D, D6
11 outputs: A2 A1 A0







 $D_2 = \Sigma m(3,4,5,6)$ $D_1 = \Sigma m(1,2,5,6)$ $D_6 = \Sigma m(6,2,4,6)$

Two Different Types of State Machine

Mealy model (machine)


- Outputs are determined by both present inputs and present state.
- State diagram: each transition edge labeled with the input triggering the transition and the output resulted from the transition.


Moore model (machine)

- Output values are determined solely by its current state.
- State diagram: associates an output value with each state.

MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY







Ex) Non-resetting sequence detector

nput: Random bit stream


Dutput: = 1 if 0100 sequence is detected.


Otherwise = 0.

Non-resetting means state machine does not reset to the initial state when the desired sequence is detected (which means it keeps detecting the given sequence).




MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY





Sequence detector (NON-resetting, 0100)

A Mealy machine.




2) Imput, output, States encoding


3) State table.

Iuput X(f)	present (+) state (+)	next (++1) State (++1)	output $f(+)$
0	00	0	
0	0	0	0
0	1 6		0
0	And the second of the second o	01	
**************************************	00	00	0
	01	10	0
	10	00	0
n de la constante de la consta	**************************************	1 0	0


$$D_1(f+1) = X \cdot D_0(f) + \overline{X} \cdot D_1(f) \cdot \overline{D_0f}$$



$$D_0(++1) = \overline{X}$$










© Imput, output (states encoring A B C D E Emput: X, output: €, States: 000, 001, 010, 011, 100

3 State	table		
3 State Imput	PHESEUT State/	/output	hext State.
×	D. P. Do	1	D> D, D0
0 0 0 0 0 0	000	0 0 0 0 - - - - - - - -	$\begin{array}{c cccc} O & O & I & (A \rightarrow B) \\ O & O & I & (B \rightarrow B) \\ O & I & I & (C \rightarrow D) \\ I & O & O & ID \rightarrow E) \\ O & O & I & IE \rightarrow B) \\ X & X & X & Z & Invalid States \\ X & X & X & Z & So doct cases. \end{array}$
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
	100	 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$








$$D_0 = \overline{X} \cdot \overline{D_1} + \overline{X} \overline{D_0}$$

f (note mput x is not used to get f => 3 variable K-map)

5) lofic diagram



ex)

(\$\overline{F}\$ FSM W/ FFS other than DFF.

present state Q(+)	Imput X(+)	NextState Q(++1)	Output f(+)	J (+)	KA
0	D	0	0		×
\circ	***			And the second s	\times
	0	0	Control of the Contro	X	
			0	×	0
D JK Imple	imentation	!			2

D JK implementation

J (K	Q (++1)	
00	Q(H)	hold _
0	Ó	Heset -/
()	Q(+)	set Toggle.

3 Function for
$$J$$
?

O

O

O

To make it OR2. $J(t) = Q(t) + X(t)$

The make it or $J(t) = Q(t) + X(t)$

The make it or $J(t) = Q(t) + X(t)$


$$\mathcal{J}(+) = Q(+) + X(+)$$

$$\begin{cases} \times \times \\ \times \\ - \times \\ 0 \end{cases} + 0 \text{ make it } \text{ NAMP2} \qquad \text{K(t)} = Q(t) \cdot \times (t)$$


$$\begin{cases} \uparrow : 0 \\ 0 \end{cases} \Rightarrow \text{XOR2} \qquad f(t) = Q(t) \cdot Q(t)$$

$$K(t) = Q(t) \cdot X(t)$$

1 State diagram



1 lopic dagram.



Q (4)	QC++1)	
0	0	0
0	The second secon	1
**************************************	7	
Constitution of the Consti	Belleman	0

) Toggle.

hold

hold

Q(+)	i	Q (++1)	1 fet	T(+)
0	0	0	0	
6	O	O	The state of the s	
-			6	Ö

@ Function for T?)

$$T(+) = Q(+) \oplus X(+)$$

$$f(t) = Q(t) \oplus \chi(t)$$

@ Lofic diagram.

