

Dr. Minsu Choi
CH 5: Digital Hardware & Logic
Components

MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY

Hardware?

- The <u>physical realization</u> of a digital element or system.
- How to represent logic 0 and logic 1 states?
 - 1. Voltage V, which has units of volts (v).
 - Electrical current I, which has units of ampres (A or amps).

Two are related: a voltage causes electrical current to flow.


Most digital logic chips use two different voltage ranges to define logic 0 and logic 1 conditions.

MISSOURI **SET**

MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY

Power Supply


- All electronic networks require a power supply to operate.
- In digital circuits, the power supply is usually modeled as a voltage source with a value that we will denote by V_{DD} (usually 5v, 3.3v or 2.5v).
- Ex) schematic diagram of a digital system with a power supply (since the drawing shows the "scheme" used to construct the circuit).




Positive Side voltage is higher an much as VpD volte

Logic Levels

- Logic 0 -> 0v and Logic 1 -> V_{DD} (ex., 5v), in general.
 - Low voltage represents logic 0 & high voltage represents 1 -> called positive logic.
 - High voltage represents logic 0 & low voltage represents 1 -> called negative logic.
- Two voltage ranges are used in practice.





chip puside

=) Complex Circuit

is fabricated on a Sticov chip
by optical
lithegraphy.


Silicon

■ To build more complex digital systems -> use PCB (Printed Circuit Board).

wetal Gres. Solder joints.

Pin-Out Diagram

- The logic functions that a particular chip implements are usually shown by embedding equivalent logic diagrams in package outline drawings.



ex) pu3 = pm1 · pm2

Different Packaging Technologies?

- PGA (Pin Grid Array)
 is used for most
 microprocessor chips,
 since larger chip can
 be embedded and
 larger # of pins can
 be allocated.
- There are different variations – INTEL's LGA775 and AMD's Socket939.



Ics can be categorized with respect to the #of gates inside


IC Integration Levels

- SSI (Small-Scale Integration): ICs with a few gates.
- MSI (Medium-Scale Integration): ICs with a few hundred gates.
- LSI (Large-Scale Integration): 1K 100K gates.
- VLSI (Very Large-Scale Integration): a few million gates.
- ULSI (Ultra Large-Scale Integration): around one billion gates.
- Ex) INTEL Pentium 4 processor has about 125 million gates.


1.27 billion

Logic Delay Times

- Waveform (a plot of a variable as a function of time) is used to measure the behavior of a gate.
- Ex)



(a) Logic gate




(b) Ideal waveforms

 In the real world, a voltage cannot chance instantaneously.


=> There should be some delays for

Output Switching Times

- Two time intervals must be considered:
 - t_{LH}, the output <u>low-to-high time</u>, also called the <u>rise time</u>, t_r.
 - t_{HL}, the output high-to-low time, also called the fall time, t_r.
 - By convention, these time intervals are not measured between 0v to VDD, but represent the transition required between 10% to 90% voltage levels, as shown below.



(a) Logic gate



(b) Low-to-high and high-to-low times

Continued,

The minimum amount of time needed for the gate to switch from 0 to 1 then back again is given by:

tum = tu + the

■ The maximum switching frequency is:

= max # of logic transitions that the gate can

make in 1 sec.


■ Ex) + Ly = 7.2 us & the = 3.9 ns, fmax? funy = /7,2×10-9+3,9×10-9 = 90.09 MHz


(2 90:09 Million transitions por sec ma

Propagation Delay

- It can be hard to keep track of both delay times for every logic gate.
- At the logic design level, it is simpler to introduce a single delay time that represents an average switching time, called "propagation delay", from the input to the output.
- This is to include the physical delay of a logic signal as it "propagates" through a chain of gates.

Inverter Gate Example





Then, t_P (=propagation delay) = 1/2 (t_{PHL} + t_{PLH}) or =max(t_{PHL}, t_{PLH}), alternatively.

Fan-In & Fan-Out

- The fan-in of a digital logic gate refers to the number of inputs.
- Ex) inverter has fan-in of 1 and NAND2 has fan-in of 2.
- The fan-in provides information about intrinsic speed of the gate -> the propagation delay increases with the fan-in.
- Ex) ORI is faster than OR3.

Continued,

- The switching time of an electronic gate depends on the number of gates that are driven (or connected) at the output.
- The fan-out of a gate is the number of gates that are driven by the output, and it depends how the gate is used in the logic chain -> increasing the fan-out slows down the logic flow through the gate.

If no additional gate -> no load (fan-out=0)

A - To A no load propagation delay.

Fan-out=1 ->

- Do - Do

thi = tpo + 2. tpl = needed to drine the

resulting to the policy time

to to to the policy time

to the needed to drine the

to to the policy time

Needed to drine the

to to the policy time

Needed to drine the

to the policy time

to the policy time

Needed to drine the

to the policy time

to the policy

Logic Cascades and Delays

Ex) linear chain of 4 inverters.

td= 4. tto, NOT + 3 tpLNOT + th

no-load prop delay fan-out delay

Continued,

■ Ex) Inverter chain with increased internal delay.

=> takes more time because of more famouts!


9

Application to Digital Circuits


- Transitions 0->1 and 1->0 take time.
- The switching time of every digital electronic network is governed by any resistance and capacitance in the network.
- Parasitic elements: unwanted resistance and capacitance contributions that cannot be eliminated and that act to slow down the network response.
- So, keeping R and C as small as possible is desired!


Transmission Lines

Another type of logic delay arises when we analyze the physics of transmitting a voltage along a wire.



■ Transmission line signal delay (= t_s) + the voltage at the end of transmission line takes time to "build up" to the final value = t_d.





Digital Logic Component Concept


- It is very difficult to keep track of each gate in designing a large digital system such as a computer.
- The hierarchical design approach where a large ("macro") function is defined using a large block is called a digital component (= element, unit or module).
- Ex)

$$f = f_0 \quad (a_1b_2, d) \ Tf \quad S_1 S_0 = 00$$

Control bits select internal functions.

XNOR is the Equivalence function


Block - diagram



4-Bit Equality Detector

Suppose that we have two 4-bit words


A = a₃ a₃ a₁ a₀■ That we wish to compare.





internal circuitry.

BCD Validity Detector

- Bit patterns from 0000 to 1001 are used.
- How can we design a detector?
- If (ABCD is valid) then F=0 else F=1.
- Let's build a K-map!









BCD Validation Unit

(D) b; "dois au





Line Decoders


ET.


> 2-bit binary word selects the output point to be activated => called


Line decoder is a circuit that allows us to "activate" an output line by specifying a control word.

Actine - high decoder

Ex) Active-high 2/4 decoder







5,50 D3 D2 D1 D6


Active-Low 2/4 Decoder


Pr= 3,.50 => replace ANDgatos of active-high olecoder to NAND gaton

or, by be Morgan's rule ...

=> NOT & OR gates can be used.


=> Either way, the external behavior temains the same





G-dependance notation (Select bits S1250 select Myout 4 S19 nol Pn~P2

8:1 MUX




- Internal circuitry will be very complex.
- 2 4:1 MUXs & 1 2:1 MUX can be combined to implement 8:1 MUX.
- -> Hierarchical design approach.

Continued,

- The select word s₂s₁s₀ can be split into two groups: s₁s₀ to control the 4:1 MUXs and s₂ to select a desired output from them.
- Two internal signal x₁ and x₂ can be defined as:

■ Then,




MUXs as Logic Elements

- A MUX can be programmed to function as a logic element.
- Ex) 4:1 MUX OR implementation.

$$\in$$





VHDL Description of 4:1 MUX

entity mux4 is begin port(d0, d1, d2, d3: in f<=d0 when (s="00") bit; s: in bit vector(1 else downto 0); f: out bit); f<=d1 when (s="01") end mux4; else f<=d2 when (s="10") architecture basic of else mux4 is f<=d3 when (s="11") end basic;

control
$$5:50$$
 $70 = 5:50 \times 5:50 \times$

Demultiplexer (DEMUX)

- A DEMUX is the opposite of a MUX. It takes a single input and directs it to one of several outputs.
- Ex) DEMUX


VHDL Code S: in bit-vector (1 downtoo); entity demux1 4 is begin $port(x_{\varnothing}: in bit;^{\vee}$ ifs="00" then p0,p1,p2,p3 : out bit); $p0 \le x$; end demux1_4; p1<='0'; p2<='0'; architecture operation of p3<='0'; demux1 4 is else if s="01" then end operation;

Binary Adders

- Arithmetic functions such as addition and subtraction can be performed using binary numbers. These types of operations are central to building a computer.
- 4 cases can be identified for 1-bit addition:
 - = 0 + 0 = 0
 - 0+1=1
 - = 1 + 0 = 1
 - 1 + 1 = 0 with a carry of 1 (called "carry bit")

=> XOR


■ The output column is equivalent to XOR function.



Full Adder

- A logic network that provides the operations needed to add the bits in an arbitrary column.
- 3 input bits: a_n, b_n (data bits) and c_n (carryin bit from the column immediately to the right).
- 2 output bits: s_n (sum bit) and c_{n+1} (carryout bit).

Block Diagram and Truth Table



$a_n b_n c_n$			s _n	c_{n+1}
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


- (a) Block diagram
- (b) Function table

Simplified Function Forms of s_n and c_{n+1} =) K-maps proven to the be Su = an bn cn + an by cn + an by cn + an by cn = (anbn + an by) cn + (an b) cn = (an \emplosed bn) cn + (an \emplosed bn) cn = an \emplosed bn \emplosed cn \ (= 0dd \emplosed \text{function}. Cut = an by an + an by cn + an by cn + an by cn = an by (cn + cn) + (n (an \emplosed bn)) = an by the condition of the condition of

Cuti C HA Carry out Su Sum an but Su Cuti 00 0 0 10 0

Half Adder


A special case of the full adder when c_n=0 (no carry-in bit considered).



Parallel Adders


- Half-adders and full-adders are used to add individual bits together. An extension of this problem is the addition of two n-bit binary words.
- Ex) A = a3a2a1a0 + B = b3b2b1b0 => 4+bit adder Let's brak down the problem Explicitly by writing the addition procedure out as:

This shows that we can use a single-bit adder for each column and connect the carry-out bit to the adjacent column to the right.




Overflow Bit

- Also note that the sum may be larger than 4 bits.
- So, an overflow bit c_o is provided such that c_o =0 means that 4 bits are sufficient to express the sum, while c_o =1 implies that the sum requires more than 4 bits.




Parallel Adder Design with Ripple Carry Scheme

■ The carry "ripples" from the right to the left.




Timing

- There are two cases we must consider:
 - FA generates s first, then c.
 - FA generates c first, then s.




(a) FA produces sum bit first




(b) FA produces carry-out bit first

8-Bit Adder Design using Cascaded 4-Bit Adders



Likewise, 16-bit or more can be designed.





- It is more complex since we need to "borrow".
- Ex)

the left)

(x) 10 borrow"



Very hard to implement with digital network.

More Efficient Way?

- X Y = D is equivalent to saying that X + (-Y) = D where Y + (-Y) = 0.
- So, we can find (-Y). Then, using the adder, add X & (-Y) to perform subtraction.

■ Ex)
$$(= y_3y_2y_1y_0 (-Y) = W_3W_2W_1W_0$$

then $Y + (-Y) = 0 = y_3y_2y_1y_0$
 $+ W_3W_2W_1W_0$
 $+ W_3W_2W_1W_0$

If we choose Wn = Yn, then the sum in every column is automatically (1+0)=1, so that:

Idea! add I to make it \$000.

1's Complement and 2's Complement

- Then, how we can express (-Y) in binary?
- 2's complement number can be used.
 - First, complement each bit: called 1's complement.
 - Then, add 1 to it: called 2's complement.
 - Y + 2's complement Y = 0, if we discard overflow bit.
 - So, (X Y) = X + 2's complement Y -> we can use the adder to perform subtraction.
- **EX** Ex) X = 0101 and Y = 0011. Then, (X Y) = ?

① 1's complement
$$(Y) = 1106$$

① 2's " $(Y) = 1100 + 1 = 1101$

3 add them up.

$$Y = 510$$

+ 1101 $Y = 310$
ard $0000 \rightarrow \text{Result}$. $X-Y=210$.


DOOD
allos


=> the goal
accomplished
ignore carry.

111



- XOR gate can be used to generate 1's complement number.
- C_{in} must be 1 so that we add 1 to 1's complement to make 2's complement.





Positive and Negative Integers in 2's Complement

- n-bit binary word has 2ⁿ bit patterns.
- The total number of bit patterns is divided into two groups.
- If MSB is 0, positive integer.
- If MSB is 1, negative integer.
- So MSB is also called as "sign bit".
- Since all-zero bit pattern is used to represent 0, the range of positive values is one less than the range of negative values.
- For example, 8-bit 2's complement word has 256 bit patterns. So, it is possible to express -128₁₀ to +127₁₀.

8-Bit 2's Complement Number

■ The MSB is used as sign bit of -2^7 weight and the other bits have weight of 2ⁱ.

A=
$$S$$
 a6 85 A_4 a3 a2 a1 a0

Sign bit of

positive bin #

-2" weight = $S \times (-27)$

EX)
$$0000 0001 = 1_{10}$$
 $1000 0001 = -128_{10} + 1_{10} = -127_{10}$


Multiplication


AND function can be used to implement 1-bit

multiplication.
$$0 \times 0 = 6$$
 $0 \times 1 = 6$
 $1 \times 0 = 6$
 $1 \times 1 = 6$



- For multi-bit multiplication, 1-bit multiplier and HA can be used.
- Ex) 2-bit multiplication





Transmission Logic Gate

- TGs are logic-controlled switches that can be used to construct a wide variety of logic networks.
- CMOS TG has very simple structure:

