CpE111 Introduction to Computer Engineering

Dr. Minsu Choi
Supplemental CH 1: CMOS Logic
Circuits


Introduction to CMOS

- CMOS is an acronym that stands for <u>Complementary</u> <u>Metal-Oxide-Semiconductor</u> and refers to a specific type of electronic integrated circuit (IC).
- CMOS is widely used in practice, since:
 - 1. Logic functions are very easy to implement.
 - CMOS allows for very high <u>logic integration density</u>. This
 means that the logic circuits are very small and can be built in
 extremely small areas.
 - 3. The technology used to make silicon CMOS chips is very well known, and the chips can be manufactured and sold for a reasonable price.
- Use low and high <u>voltages</u> to represent logical 0 and 1 values.




NOT Truth table electionic equivalent
$$\begin{array}{c|c}
A & \overline{A} \\
\hline
0 & 1 \\
\hline
1 & 0
\end{array}$$
Poly Volt
$$\begin{array}{c|c}
V_{PD} & V_{DD} \\
\hline
V_{PD} & 0_{V}
\end{array}$$

■ Electronic switch can be used to implement an inverter.




 => in CMOS, the switching action is implemented using electronic switching devices called <u>"transistors</u>".




then no current flows between DIS. This State is called

cut off or off state


2





Logic Formulation using MOSFETs


Series-connected MOSFETs and parallel-connected MOSFETs:





Continued,


comblementar


- 1. Series-connected nFETs can be used to create the AND function for logic 0.
- 2. Parallel-connected nFETs can be used to create the OR function for logic 0.
- 3. Series-connected pFETs can be used to create the NOR function for logic 1.
- 4. Parallel-connected pFETs can be used to create the NAND function for logic 1.
- In CMOS, NOR and NAND and NOT gates are used as the basic gates.
- nFET arrays and pFET arrays can be combined accordingly to implement NOR, NAND and NOT gates.












Complex Logic Gates in CMOS

- We know how to build NOT, NAND and NOR gates.
- Theoretically, any logic function can be constructed.
- Complex logic gate: implements a function that can provide the basic NOT, AND, OR operations but integrate them into a single circuit.
 - Complementary pairs of MOSFETs are used, so that input is connected to both an nFET and pFET.
 - Complex logic gates will be constructed using the general nFET and pFET arrays.
 - Series-parallel combinations of nFETs and pFETs will be used (when nFETs are in parallel, pFETs are in series and vice versa).


IS COMPLETE

AOI and **OAI**

- We will find that CMOS is ideally suited for creating gates that have logic equations that exhibit...
- 1. AOI: <u>AND-OR-INVERT</u> (=complemented SOP form).
- 2. OAI: OR-AND-INVERT (=complemented POS form).
- Ex) AOI example
 - 1. Find complemented SOP of the given function.
 - 2. nFETs for AND terms -> serial, then connect in parallel to OR them up.
 - 3. pFETs for AND terms -> parallel, then connect in series to OR them up.



to OR them up





University of Missouri-Rolla

© 2003 Curators of University of Missouri



UNIVERSITY OF MISSOURI-ROLLA