



1. Description

1.1. Project

Project Name	STM32_100P
Board Name	custom
Generated with:	STM32CubeMX 6.17.0
Date	06/03/2026


1.2. MCU

MCU Series	STM32H5
MCU Line	STM32H562
MCU name	STM32H562VITx
MCU Package	LQFP100
MCU Pin number	100

1.3. Core(s) information

Core(s)	ARM Cortex-M33
---------	----------------

2. Pinout Configuration



3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	PE2	I/O	UART8_TX	
2	PE3 *	I/O	GPIO_Output	
3	PE4	I/O	GPIO_EXTI4	
4	PE5 *	I/O	GPIO_Output	
5	PE6	I/O	SPI4_MOSI	
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN(PH0)	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT(PH1)	I/O	RCC_OSC_OUT	
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Output	
17	PC2	I/O	PWR_CSLEEP	
18	PC3	I/O	PWR_CSTOP	
19	VSSA	Power		
20	VREF-	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0	I/O	ADC1_INP0, ADC2_INP0	
24	PA1	I/O	ADC1_INP1, ADC2_INP1	
25	PA2	I/O	TIM2_CH3	
26	PA3	I/O	TIM2_CH4	
27	VSS	Power		
28	VDD	Power		
29	PA4 *	I/O	GPIO_Output	
30	PA5	I/O	SPI1_SCK	
31	PA6	I/O	ADC1_INP3, ADC2_INP3	
32	PA7	I/O	SPI1_MOSI	
33	PC4 *	I/O	GPIO_Output	
34	PC5 *	I/O	GPIO_Output	
35	PB0 *	I/O	GPIO_Output	
36	PB1 *	I/O	GPIO_Output	
37	PB2	I/O	SDMMC1_CMD	
38	PE7	I/O	UART7_RX	
39	PE8	I/O	UART7_TX	
40	PE9	I/O	TIM1_CH1	


Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
41	PE10 *	I/O	GPIO_Output	
42	PE11	I/O	TIM1_CH2	
43	PE12	I/O	SPI4_SCK	
44	PE13	I/O	SPI4_MISO	
45	PE14	I/O	TIM1_CH4	
47	PB10	I/O	I2C2_SCL	
48	VCAP	Power		
49	VSS	Power		
50	VDD	Power		
51	PB12	I/O	I2C2_SDA	
52	PB13	I/O	UART5_TX	
53	PB14	I/O	USART3_RTS	
54	PB15	I/O	USART1_RX	
55	PD8	I/O	USART3_TX	
56	PD9	I/O	USART3_RX	
58	PD11	I/O	USART3_CTS	
59	PD12	I/O	UART4_TX	
60	PD13 *	I/O	GPIO_Output	
61	PD14 *	I/O	GPIO_Output	
62	PD15 *	I/O	GPIO_Output	
63	PC6	I/O	USART6_TX	
64	PC7	I/O	USART6_RX	
65	PC8	I/O	SDMMC1_D0	
66	PC9	I/O	SDMMC1_D1	
68	PA9	I/O	USART1_TX	
69	PA10	I/O	TIM1_CH3	
70	PA11	I/O	USB_DM	
71	PA12	I/O	USB_DP	
72	PA13(JTMS/SWDIO)	I/O	DEBUG_JTMS-SWDIO	
73	VDDUSB	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14(JTCK/SWCLK)	I/O	DEBUG_JTCK-SWCLK	
77	PA15(JTDI)	I/O	TIM2_CH1	
78	PC10	I/O	SDMMC1_D2	
79	PC11	I/O	SDMMC1_D3	
80	PC12	I/O	SDMMC1_CK	
81	PD0	I/O	FDCAN1_RX	
82	PD1	I/O	FDCAN1_TX	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
83	PD2	I/O	UART5_RX	
84	PD3	I/O	USART2_CTS	
85	PD4	I/O	USART2_RTS	
86	PD5	I/O	USART2_TX	
87	PD6	I/O	USART2_RX	
88	PD7 *	I/O	GPIO_Output	
89	PB3(JTDO/TRACESWO)	I/O	TIM2_CH2	
90	PB4(NJTRST)	I/O	SPI1_MISO	
91	PB5 *	I/O	GPIO_Output	
92	PB6	I/O	I2C1_SCL	
93	PB7	I/O	I2C1_SDA	
94	BOOT0	Boot		
95	PB8	I/O	UART4_RX	
97	PE0	I/O	UART8_RX	
98	VCAP	Power		
99	VSS	Power		
100	VDD	Power		

* The pin is affected with an I/O function

4. Clock Tree Configuration

RIF configuration not available for STM32H562VITx



1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32H5
Line	STM32H562
MCU	STM32H562VITx
Datasheet	DS00000 Rev0

1.2. Parameter Selection

Temperature	25
Vdd	3.0

1.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


1.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	VOS0: Scale0	SVOS5: System-Scale5/SMPS
Fetch Type	FLASH_ON/Cache2Ways_A LL_RAM_RETENTION	Flash-PwrDwn_PwrDwnStop_OFF
CPU Frequency	250 MHz	0 Hz
Clock Configuration	HSE BYP PLL	ALL_CLOCKS_OFF
Clock Source Frequency	8 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	32 mA	51.5 μ A
Duration	0.1 ms	0.9 ms
DMIPS	535.0	0.0
Ta Max	120.68	124.99
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	3.25 mA
Battery Life	1 month, 13 days, 4 hours	Average DMIPS	535.0 DMIPS

1.6. Chart



2. Software Project

2.1. Project Settings

Name	Value
Project Name	STM32_100P
Project Folder	/home/cesil/Desktop/H5 FC/STM32/STM32_100P
Toolchain / IDE	EWARM V9.20
Firmware Package Name and Version	STM32Cube FW_H5 V1.6.0
Application Structure	Advanced
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

2.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

2.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_GPDMA1_Init	GPDMA1
4	MX_GPDMA2_Init	GPDMA2
5	MX_ADC1_Init	ADC1
6	MX_ADC2_Init	ADC2
7	MX_CRC_Init	CRC
8	MX_DCACHE1_Init	DCACHE1
9	MX_FDCAN1_Init	FDCAN1
10	MX_FLASH_Init	FLASH
11	MX_HASH_Init	HASH

Rank	Function Name	Peripheral Instance Name
12	MX_I2C1_Init	I2C1
13	MX_I2C2_Init	I2C2
14	MX_ICACHE_Init	ICACHE
15	MX_IWDG_Init	IWDG
16	MX_RAMCFG_Init	RAMCFG
17	MX_SDMMC1_SDIO_Init	SDMMC1
18	MX_SPI1_Init	SPI1
19	MX_SPI4_Init	SPI4
20	MX_TIM1_Init	TIM1
21	MX_TIM2_Init	TIM2
22	MX_UART4_Init	UART4
23	MX_UART5_Init	UART5
24	MX_UART7_Init	UART7
25	MX_UART8_Init	UART8
26	MX_USART1_UART_Init	USART1
27	MX_USART2_UART_Init	USART2
28	MX_USART3_UART_Init	USART3
29	MX_USART6_UART_Init	USART6
30	MX_USB_PCD_Init	USB
31	MX_WWDG_Init	WWDG

3. Peripherals and Middlewares Configuration

3.1. ADC1

mode: IN0

IN1: IN1 Single-ended

IN3: IN3 Single-ended

3.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler	Asynchronous clock mode divided by 4
Resolution	ADC 12-bit resolution
Scan Conversion Mode	Disabled
Data Alignment	Right alignment
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	End of single conversion
Overrun behaviour	Overrun data preserved
Conversion Data Management Mode	Regular Conversion data stored in DR register only
Low Power Auto Wait	Disabled

ADC_Regular_ConversionMode:

Enable Regular Conversions	Enable
Enable Regular Oversampling	Disable
Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
Sampling Mode	Normal
Rank	1
Channel	Channel 1 *
Sampling Time	2.5 Cycles
Offset Number	No offset
Monitored by	None

ADC_Injected_ConversionMode:

Enable Injected Conversions	Disable
-----------------------------	---------

Analog Watchdog 1:

Enable Analog WatchDog1 Mode	false
------------------------------	-------

Analog Watchdog 2:

Enable Analog WatchDog2 Mode	false
------------------------------	-------

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.2. ADC2

mode: IN0

IN1: IN1 Single-ended

IN3: IN3 Single-ended

3.2.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler	Asynchronous clock mode divided by 4
Resolution	ADC 12-bit resolution
Scan Conversion Mode	Disabled
Data Alignment	Right alignment
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	End of single conversion
Overrun behaviour	Overrun data preserved
Conversion Data Management Mode	Regular Conversion data stored in DR register only
Low Power Auto Wait	Disabled

ADC_Regular_ConversionMode:

Enable Regular Conversions	Enable
Enable Regular Oversampling	Disable
Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
Sampling Mode	Normal
Rank	1
Channel	Channel 0
Sampling Time	2.5 Cycles
Offset Number	No offset
Monitored by	None

ADC_Injected_ConversionMode:

Enable Injected Conversions	Disable
-----------------------------	---------

Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.3. BOOTPATH

mode: Activated

3.4. CORTEX_M33_NS

SysTick Source Selection: HCLK

3.4.1. Parameter Settings:

OTP/RO areas default mode Settings:

Enable OTP/RO area cache disable Enabled

Cortex Memory Protection Unit Control Settings:

MPU Control Mode Background Region Privileged accesses only + MPU Disabled during hard fault, NMI and FAULTMASK handlers

Cortex Memory Protection Unit Region 0 Settings:

Region Enabled
Region Base Address 0x08FFF000 *
Region Limit Address 0x08FFFFFF *
Attributes Number ATTRIBUTE 0
Access Permission ALL READS Permissions
Instruction Access Disable
Shareability Permission Disable

Cortex Memory Protection Unit Region 1 Settings:

Region Disabled

Cortex Memory Protection Unit Region 2 Settings:

Region Disabled

Cortex Memory Protection Unit Region 3 Settings:

Region Disabled

Cortex Memory Protection Unit Region 4 Settings:

Region Disabled

Cortex Memory Protection Unit Region 5 Settings:

Region Disabled

Cortex Memory Protection Unit Region 6 Settings:

Region Disabled

Cortex Memory Protection Unit Region 7 Settings:

Region	Disabled
--------	----------

3.4.2. Attributes Settings:

Cortex Memory Protection Unit Attributes 0 Settings:

Attributes	Enabled
Memory type	Normal non-cacheable

Cortex Memory Protection Unit Attributes 1 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 2 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 3 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 4 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 5 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 6 Settings:

Attributes	Disabled
------------	----------

Cortex Memory Protection Unit Attributes 7 Settings:

Attributes	Disabled
------------	----------

3.5. CRC

mode: Activated

3.5.1. Parameter Settings:

Basic Parameters:

Default Polynomial State	Enable
Default Init Value State	Enable

Advanced Parameters:

Input Data Inversion Mode	None
Output Data Inversion Mode	Disable
Input Data Format	Bytes

3.6. DCACHE1

mode: Activated

3.6.1. Parameter Settings:

Basic Parameters:

DCACHE Read Burst Type

DCACHE READ BURST WRAP

3.7. DEBUG

Debug: Serial Wire

3.8. FDCAN1

mode: Activated

3.8.1. Parameter Settings:

Basic Parameters:

Clock Divider

Divide kernel clock by 1

Frame Format

Classic mode

Mode

Normal mode

Auto Retransmission

Disable

Transmit Pause

Disable

Protocol Exception

Disable

Nominal Sync Jump Width

1

Data Prescaler

1

Data Sync Jump Width

1

Data Time Seg1

1

Data Time Seg2

1

Std Filters Nbr

0

Ext Filters Nbr

0

Tx Fifo Queue Mode

FIFO mode

Bit Timings Parameters:

Nominal Prescaler

16

Nominal Time Quantum

666.6666666666666 *

Nominal Time Seg1

1

Nominal Time Seg2

1

Nominal Time for one Bit

2000 *

Nominal Baud Rate

500000 *

3.9. FLASH

mode: Enable

3.9.1. HAL Option Bytes Settings:

Advanced settings:

Activate false

Product State:

Activate false

BOR Level:

Activate false

User Configuration:

Activate false

User Configuration 2:

Activate false

Boot Configuration:

Activate NS BOOT LOCK false

Write sector group Protection:

Activate Bank 1 WRP false

Activate Bank 2 WRP false

OTP write protection:

Activate false

Flash data sectors:

Activate Bank1 EDATA false

Activate Bank2 EDATA false

Flash HDP:

Activate Bank1 HDP false

Activate Bank2 HDP false

3.9.2. Block-based sector protection:

AREA1:

Activate AREA 1 false

AREA2:

Activate AREA 2 false

AREA3:

Activate AREA 3 false

AREA4:

Activate AREA 4 false

AREA5:

Activate AREA 5 false

AREA6:

Activate AREA 6 false

AREA7:

Activate AREA 7 false

AREA8:

Activate AREA 8 false

3.10. HASH

mode: Activated

3.10.1. Parameter Settings:

Algorithm:

Secure hash algorithm type SHA1

Parameters:

Hash data type in bit 32-bit data. No swapping

HMAC operation No

3.11. I2C1

I2C: I2C

3.11.1. Parameter Settings:

Timing configuration:

I2C Speed Mode **Fast Mode ***

I2C Speed Frequency (KHz) 400

Rise Time (ns) 0

Fall Time (ns) 0

Coefficient of Digital Filter 0

Analog Filter Enabled

Timing **0x009032AE ***

Slave Features:

Clock No Stretch Mode Disabled

General Call Address Detection Disabled

Primary Address Length selection 7-bit

Dual Address Acknowledged Disabled

Primary slave address 0

3.12. I2C2

I2C: I2C

3.12.1. Parameter Settings:

Timing configuration:

I2C Speed Mode	Fast Mode *
I2C Speed Frequency (KHz)	400
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	0x009032AE *

Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

3.13. ICACHE

Mode: 1-way (direct mapped cache)

3.14. IWDG

mode: Activated

3.14.1. Parameter Settings:

Watchdog Clocking:

IWDG counter clock prescaler	4
IWDG window value	4095
IWDG down-counter reload value	4095

Watchdog Interrupt:

IWDG Early Wakeup Interrupt	0
-----------------------------	---

3.15. MEMORYMAP

mode: Activated

3.16. PWR

mode: CPU sleep

mode: CPU domain stop

mode: Analog voltage detector

Power Voltage Detector In: Power Voltage Detector In (Internal analog voltage)

mode: Power saving mode

mode: Privilege attributes

3.16.1. Parameter Settings:

Programmable_Voltage_Detector_Settings:

AVD detection Level	PWR AVD LEVEL 0 (1.7 V)
PWR AVD Mode	basic mode is used
PVD detection Level	PWR PVD LEVEL 0 (1.95 V)
PWR PVD Mode	basic mode is used

3.16.2. PWR Privilege :

Privilege PWR:

PWR Privilege	Disable
---------------	---------

3.17. RAMCFG

mode: RAMCFG SRAM1

mode: RAMCFG SRAM2

mode: RAMCFG SRAM3

mode: RAMCFG BKPSRAM

3.17.1. Parameter Settings:

SRAM1:

Hardware Erase	Disable
----------------	---------

SRAM2:

Hardware Erase	Disable
Error code correction (ECC)	Disable
Write Protection	Disable

SRAM3:

Hardware Erase	Disable
Error code correction (ECC)	Disable

BKPSRAM:

Hardware Erase	Disable
Error code correction (ECC)	Disable
Write Protection	Disable

3.18. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

3.18.1. RCC Privilege :

Privilege RCC:

Privilege of RCC Non-Secure Items	Disable
-----------------------------------	---------

3.18.2. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Flash Latency(WS)	5 WS (6 CPU cycle)
Flash Programming Delay	2

RCC Parameters:

HSI Calibration Value	64
CSI Calibration Value	32
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000
TIM Prescaler Selection	Disabled

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 0
-------------------------------	---------------------------------

PLL1/2/3 Parameters:

PLL1 input frequency range	Between 8 and 16 MHz
----------------------------	----------------------

3.19. SDMMC1

Mode: SDIO 4 bits Wide bus

3.19.1. Parameter Settings:

SDMMC parameters:

Clock transition on which the bit capture is made	Rising transition
SDMMC Clock output enable when the bus is idle	Disable the power save for the clock
SDMMC hardware flow control	The hardware control flow is disabled
SDMMC clock divide factor	0
Is external transceiver present ?	no

3.20. SPI1

Mode: Full-Duplex Master

3.20.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	4 Bits
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	2
Baud Rate	64.0 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

CRC Parameters:

CRC Calculation	Disabled
-----------------	----------

Advanced Parameters:

NSSP Mode	Enabled
NSS Signal Type	Software
Fifo Threshold	Fifo Threshold 01 Data
Nss Polarity	Nss Polarity Low
Master Ss Idleness	00 Cycle
Master Inter Data Idleness	00 Cycle
Master Receiver Auto Susp	Disable
Master Keep Io State	Master Keep Io State Disable
IO Swap	Disabled
Ready Master Management	Internal
Ready Signal Polarity	High

3.21. SPI4

Mode: Full-Duplex Master

3.21.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	4 Bits
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	2
Baud Rate	96.0 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

CRC Parameters:

CRC Calculation	Disabled
-----------------	----------

Advanced Parameters:

NSSP Mode	Enabled
NSS Signal Type	Software
Fifo Threshold	Fifo Threshold 01 Data
Nss Polarity	Nss Polarity Low
Master Ss Idleness	00 Cycle
Master Inter Data Idleness	00 Cycle
Master Receiver Auto Susp	Disable
Master Keep Io State	Master Keep Io State Disable
IO Swap	Disabled
Ready Master Management	Internal
Ready Signal Polarity	High

3.22. SYS

Timebase Source: SysTick

3.23. TIM1

Trigger Source: ITR5

Clock Source : Internal Clock

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

Channel4: PWM Generation CH4

3.23.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Dithering	Disable
Counter Period (AutoReload Register - 16 bits value)	65535
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable
Slave Mode Controller	Slave mode disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High
BRK Filter (4 bits value)	0
BRK Sources Configuration	
- Digital Input	Disable

Break And Dead Time management - BRK2 Configuration:

BRK2 State	Disable
BRK2 Polarity	High
BRK2 Filter (4 bits value)	0
BRK2 Sources Configuration	
- Digital Input	Disable

Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

Clear Input:

Clear Input Source	Disable
--------------------	---------

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

3.24. TIM2

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

Channel4: PWM Generation CH4

3.24.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Dithering	Disable
Counter Period (AutoReload Register - 32 bits value)	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

Clear Input:

Clear Input Source Disable

PWM Generation Channel 1:

Mode PWM mode 1
Pulse (32 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1
Pulse (32 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1
Pulse (32 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1
Pulse (32 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

3.25. UART4

Mode: Asynchronous

3.25.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200
Word Length 8 Bits (including Parity)
Parity None
Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit
Over Sampling 16 Samples

Single Sample	Disable
ClockPrescaler	1
Fifo Mode	FIFO mode disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.26. UART5

Mode: Asynchronous

3.26.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	FIFO mode disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable

3.27.1. Parameter Settings:

3.28.1. Parameter Settings:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	FIFO mode disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.29. USART1

Mode: Asynchronous

3.29.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	Disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable

TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.30. USART2

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

3.30.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	Disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.31. USART3

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

3.31.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	Disable
Txfifo Threshold	1 eighth full configuration
Rxfifo Threshold	1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.32. USART6

Mode: Asynchronous

3.32.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
ClockPrescaler	1
Fifo Mode	Disable
Txfifo Threshold	1 eighth full configuration

Rxfifo Threshold 1 eighth full configuration

Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

3.33. USB

Mode: Device_Only

3.33.1. Parameter Settings:

Basic Parameters:

Speed	Full Speed 12MBit/s
Physical interface	Internal Phy
Signal start of frame	Disabled

Power Parameters:

Low Power	Disabled
Link Power Management	Disabled
Battery Charging	Disabled

EndPoint Parameters:

Bulk double buffer	Disabled
Iso single buffer	Disabled

3.34. WWDG

mode: Activated

3.34.1. Parameter Settings:

Watchdog Clocking:

WWDG counter clock prescaler	1
WWDG window value	64
WWDG free-running downcounter value	64

Watchdog Interrupt:

Early wakeup interrupt	Disable
------------------------	---------

*** User modified value**

4. System Configuration

4.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0	ADC1_INP0	Analog mode	No pull-up and no pull-down	n/a	
	PA1	ADC1_INP1	Analog mode	No pull-up and no pull-down	n/a	
	PA6	ADC1_INP3	Analog mode	No pull-up and no pull-down	n/a	
ADC2	PA0	ADC2_INP0	Analog mode	No pull-up and no pull-down	n/a	
	PA1	ADC2_INP1	Analog mode	No pull-up and no pull-down	n/a	
	PA6	ADC2_INP3	Analog mode	No pull-up and no pull-down	n/a	
DEBUG	PA13(JTMS/SWDIO)	DEBUG_JTMS-SWDIO	n/a	n/a	n/a	
	PA14(JTCK/SWCLK)	DEBUG_JTCK-SWCLK	n/a	n/a	n/a	
FDCAN1	PD0	FDCAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD1	FDCAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB7	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
I2C2	PB10	I2C2_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB12	I2C2_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
PWR	PC2	PWR_CSLEEP	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC3	PWR_CSTOP	Alternate Function Push Pull	No pull-up and no pull-down	Low	
RCC	PH0-OSC_IN(PH0)	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT(PH1)	RCC_OSC_OUT	n/a	n/a	n/a	
SDMMC1	PB2	SDMMC1_CMD	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PC8	SDMMC1_D0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PC9	SDMMC1_D1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PC10	SDMMC1_D2	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PC11	SDMMC1_D3	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PC12	SDMMC1_CK	Alternate Function Push Pull	No pull-up and no pull-down	High	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB4(NJTRST)	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
SPI4	PE6	SPI4_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE12	SPI4_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE13	SPI4_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE14	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA2	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA15(JTDI)	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3(JTDO/TRACESWO)	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART4	PD12	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB8	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART5	PB13	UART5_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD2	UART5_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART7	PE7	UART7_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE8	UART7_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART8	PE2	UART8_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE0	UART8_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB15	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART2	PD3	USART2_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD4	USART2_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART3	PB14	USART3_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD11	USART3_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART6	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USB	PA11	USB_DM	n/a	n/a	n/a	
	PA12	USB_DP	n/a	n/a	n/a	
GPIO	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE4	GPIO_EXTI4	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PE5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

4.2. GPDMA1

Channel 7 - 8 Words Internal FIFO / 2D addressing: Standard Request Mode

Channel 6 - 8 Words Internal FIFO / 2D addressing: Standard Request Mode

Channel 5 - 8 Words Internal FIFO : Standard Request Mode

Channel 4 - 8 Words Internal FIFO : Standard Request Mode

Channel 3 - 2 Words Internal FIFO : Standard Request Mode

Channel 2 - 2 Words Internal FIFO : Standard Request Mode

Channel 1 - 2 Words Internal FIFO : Standard Request Mode

Channel 0 - 2 Words Internal FIFO : Standard Request Mode

4.2.1. All Channels:

Channel 0:

Request DMA_REQUEST_SW

Channel 1:

Request DMA_REQUEST_SW

Channel 2:

Request DMA_REQUEST_SW

Channel 3:

Request DMA_REQUEST_SW

Channel 4:

Request DMA_REQUEST_SW

Channel 5:

Request DMA_REQUEST_SW

Channel 6:

Request DMA_REQUEST_SW

Channel 7:

Request	DMA_REQUEST_SW
---------	----------------

4.2.2. SECURITY:

CH7:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH6:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH5:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH4:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH3:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH2:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH1:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

CH0:

Enable Channel as Privileged	NON PRIVILEGED
------------------------------	----------------

4.2.3. CH7:

Circular configuration:

Circular Mode	Disable
---------------	---------

Request Configuration:

Request	SoftWare
DMA Handle in IP Structure	NONE
Block HW request protocol	Single/Burst Level

Channel configuration:

Priority	Low
Transaction Mode	Normal
Direction	Memory To Memory

Source Data Setting:

Source Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Destination Data Setting:

Destination Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Data Handling:

Data Handling Configuration	Disable
-----------------------------	---------

Trigger:

Trigger Configuration	Disable
-----------------------	---------

2D Addressing:

Configuration	Disabled
---------------	----------

Transfer Event Configuration:

Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of each block
---------------------------	---

4.2.4. CH6:

Circular configuration:

Circular Mode	Disable
---------------	---------

Request Configuration:

Request	SoftWare
DMA Handle in IP Structure	NONE
Block HW request protocol	Single/Burst Level

Channel configuration:

Priority	Low
Transaction Mode	Normal
Direction	Memory To Memory

Source Data Setting:

Source Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Destination Data Setting:

Destination Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Data Handling:

Data Handling Configuration	Disable
-----------------------------	---------

Trigger:

Trigger Configuration	Disable
-----------------------	---------

2D Addressing:

Configuration Disabled

Transfer Event Configuration:

Transfer Event Generation The TC (and the HT) event is generated at the (respectively half) end of each block

4.2.5. CH5:

Circular configuration:

Circular Mode Disable

Request Configuration:

Request SoftWare
DMA Handle in IP Structure NONE
Block HW request protocol Single/Burst Level

Channel configuration:

Priority Low
Transaction Mode Normal
Direction Memory To Memory

Source Data Setting:

Source Address Increment After Transfer Disabled
Data Width Byte
Burst Length 1
Allocated Port for Transfer Port 0

Destination Data Setting:

Destination Address Increment After Transfer Disabled
Data Width Byte
Burst Length 1
Allocated Port for Transfer Port 0

Data Handling:

Data Handling Configuration Disable

Trigger:

Trigger Configuration Disable

Transfer Event Configuration:

Transfer Event Generation The TC (and the HT) event is generated at the (respectively half) end of each block

4.2.6. CH4:

Circular configuration:

Circular Mode Disable

Request Configuration:

Request SoftWare
DMA Handle in IP Structure NONE

Block HW request protocol Single/Burst Level

Channel configuration:

Priority Low
Transaction Mode Normal
Direction Memory To Memory

Source Data Setting:

Source Address Increment After Transfer Disabled
Data Width Byte
Burst Length 1
Allocated Port for Transfer Port 0

Destination Data Setting:

Destination Address Increment After Transfer Disabled
Data Width Byte
Burst Length 1
Allocated Port for Transfer Port 0

Data Handling:

Data Handling Configuration Disable

Trigger:

Trigger Configuration Disable

Transfer Event Configuration:

Transfer Event Generation The TC (and the HT) event is generated at the (respectively half) end of each block

4.2.7. CH3:

Circular configuration:

Circular Mode Disable

Request Configuration:

Request SoftWare
DMA Handle in IP Structure NONE
Block HW request protocol Single/Burst Level

Channel configuration:

Priority Low
Transaction Mode Normal
Direction Memory To Memory

Source Data Setting:

Source Address Increment After Transfer Disabled
Data Width Byte
Burst Length 1
Allocated Port for Transfer Port 0

Destination Data Setting:

Destination Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Data Handling:

Data Handling Configuration	Disable
-----------------------------	---------

Trigger:

Trigger Configuration	Disable
-----------------------	---------

Transfer Event Configuration:

Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of each block
---------------------------	---

4.2.8. CH2:

Circular configuration:

Circular Mode	Disable
---------------	---------

Request Configuration:

Request	SoftWare
DMA Handle in IP Structure	NONE
Block HW request protocol	Single/Burst Level

Channel configuration:

Priority	Low
Transaction Mode	Normal
Direction	Memory To Memory

Source Data Setting:

Source Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Destination Data Setting:

Destination Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Data Handling:

Data Handling Configuration	Disable
-----------------------------	---------

Trigger:

Trigger Configuration	Disable
-----------------------	---------

Transfer Event Configuration:

Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of each block
---------------------------	---

Transaction Mode	Normal
Direction	Memory To Memory

Source Data Setting:

Source Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Destination Data Setting:

Destination Address Increment After Transfer	Disabled
Data Width	Byte
Burst Length	1
Allocated Port for Transfer	Port 0

Data Handling:

Data Handling Configuration	Disable
-----------------------------	---------

Trigger:

Trigger Configuration	Disable
-----------------------	---------

Transfer Event Configuration:

Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of each block
---------------------------	---

4.3. GPDMA2

Channel 7 - 8 Words Internal FIFO / 2D addressing: Linked-List Mode

Channel 6 - 8 Words Internal FIFO / 2D addressing: Linked-List Mode

Channel 5 - 8 Words Internal FIFO : Linked-List Mode

Channel 4 - 8 Words Internal FIFO : Linked-List Mode

Channel 3 - 2 Words Internal FIFO : Linked-List Mode

Channel 2 - 2 Words Internal FIFO : Linked-List Mode

Channel 1 - 2 Words Internal FIFO : Linked-List Mode

Channel 0 - 2 Words Internal FIFO : Linked-List Mode

4.3.1. All Channels:

Channel 0:

Request	LinkedList Hosting
---------	--------------------

Channel 1:

Request	LinkedList Hosting
---------	--------------------

Channel 2:

Request	LinkedList Hosting
---------	--------------------

Channel 3:

Request	LinkedList Hosting
---------	--------------------

4.3.4. CH6:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.5. CH5:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.6. CH4:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.7. CH3:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.8. CH2:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.9. CH1:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.3.10. CH0:

Channel Configuration for Linked List:

Priority	Low
Execution Mode (circular/linear) of the Linked List	Linear
Linked List Execution Mode	The List is fully executed
Allocated Port for Transfer	Port 0
Transfer Event Generation	The TC (and the HT) event is generated at the (respectively half) end of the last linked-list item

4.4. LINKEDLIST

4.5. NVIC configuration

4.5.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	15	0
Window WatchDog interrupt	unused		
PVD/AVD through EXTI Line detection Interrupt	unused		
RAMCFG global interrupt	unused		
Flash non-secure global interrupt	unused		
RCC non-secure global interrupt	unused		
EXTI Line4 interrupt	unused		
GPDMA1 Channel 0 global interrupt	unused		
GPDMA1 Channel 1 global interrupt	unused		
GPDMA1 Channel 2 global interrupt	unused		
GPDMA1 Channel 3 global interrupt	unused		
GPDMA1 Channel 4 global interrupt	unused		
GPDMA1 Channel 5 global interrupt	unused		
GPDMA1 Channel 6 global interrupt	unused		
GPDMA1 Channel 7 global interrupt	unused		
IWDG global interrupt	unused		
ADC1 global interrupt	unused		
FDCAN1 interrupt 0	unused		
FDCAN1 interrupt 1	unused		
TIM1 Break interrupt	unused		
TIM1 Update interrupt	unused		
TIM1 Trigger and Commutation interrupts	unused		
TIM1 Capture Compare interrupt	unused		
TIM2 global interrupt	unused		
I2C1 Event interrupt	unused		
I2C1 Error interrupt	unused		
I2C2 Event interrupt	unused		
I2C2 Error interrupt	unused		
SPI1 global interrupt	unused		
USART1 global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
USART2 global interrupt		unused	
USART3 global interrupt		unused	
UART4 global interrupt		unused	
UART5 global interrupt		unused	
ADC2 global interrupt		unused	
USB FS global interrupt		unused	
SDMMC1 global interrupt		unused	
SPI4 global interrupt		unused	
USART6 global interrupt		unused	
GPDMA2 Channel 0 global interrupt		unused	
GPDMA2 Channel 1 global interrupt		unused	
GPDMA2 Channel 2 global interrupt		unused	
GPDMA2 Channel 3 global interrupt		unused	
GPDMA2 Channel 4 global interrupt		unused	
GPDMA2 Channel 5 global interrupt		unused	
GPDMA2 Channel 6 global interrupt		unused	
GPDMA2 Channel 7 global interrupt		unused	
UART7 global interrupt		unused	
UART8 global interrupt		unused	
FPU global interrupt		unused	
Instruction cache global interrupt		unused	
Data cache global interrupt		unused	
HASH global interrupt		unused	

4.5.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

* User modified value

5. System Views

5.1. Category view

5.1.1. Current

Middleware

System Core		Analog	Timers	Connectivity		Multimedia	Security	Computing	Trace and Debug	Power and Thermal	Utilities	Other
CORTEX_M...	DCACHE1	ADC1	TIM1	FD CAN1	I2C1		HASH	CRC	DEBUG	PWR	LINKEDLIST	
FLASH	GPDMA1	ADC2	TIM2	I2C2	SDMMC1							
GPDMA2	GPIO			SPI1	SPI4							
ICACHE	IWDG			UART4	UART5							
NVIC	RAMCFG			UART7	UART8							
RCC	SYS			USART1	USART2							
WWDG				USART3	USART6							
				USB								

6. Docs & Resources

Type	Link
BSDL files	https://www.st.com/resource/en/bsdl_model/stm32h5-bsdl.zip
IBIS models	https://www.st.com/resource/en/ibis_model/stm32h5-ibis.zip
System View Description	https://www.st.com/resource/en/svd/stm32h5-svd.zip
Presentations	https://www.st.com/resource/en/product_presentation/stm32-stm8_embedded_software_solutions.pdf
Presentations	https://www.st.com/resource/en/product_presentation/stm32_eval_tools_portfolio.pdf
Presentations	https://www.st.com/resource/en/product_presentation/stm32-stm8_software_development_tools.pdf
Presentations	https://www.st.com/resource/en/product_presentation/microcontrollers-stm32h5-series-overview.pdf
Presentations	https://www.st.com/resource/en/product_presentation/microcontrollers-stm32-family-overview.pdf
Presentations	https://www.st.com/resource/en/product_presentation/microcontrollers-stm32-entry-level-graphics.pdf
Brochures	https://www.st.com/resource/en/brochure/products-and-solutions-for-plcs-and-smart-i-os.pdf
Brochures	https://www.st.com/resource/en/brochure/expansion-boards-for-intelligent-power-switches.pdf
Flyers	https://www.st.com/resource/en/flyer/flstm32nucleo.pdf
Flyers	https://www.st.com/resource/en/flyer/flstm32h5.pdf
Security Bulletin	https://www.st.com/resource/en/technical_note/tn1474-security-bulletin-tn1474stpsirt-information-on-softwarebased--microarchitectural-timing-sidechannel-attacks-on-mcus-with-trustzone-for--armv8m-stmicroelectronics.pdf
Security Bulletin	https://www.st.com/resource/en/technical_note/tn1489-security-bulletin-tn1489stpsirt-physical-attacks-on-stm32-and-stm32cube-firmware-stmicroelectronics.pdf

Security Bulletin	https://www.st.com/resource/en/security_bulletin/sb0023-eucleak-protection-statement-for-stmicroelectronics-certified-products-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an1709-emc-design-guide-for-stm8-stm32-and-legacy-mcus-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an3126-audio-and-waveform-generation-using-the-dac-in-stm32-products-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an3155-uart-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an3156-usb-dfu-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4221-i2c-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4286-spi-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4655-virtually-increasing-the-number-of-serial-communication-peripherals-in-stm32-applications-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4750-handling-of-soft-errors-in-stm32-applications-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4776-generalpurpose-timer-cookbook-for-stm32-microcontrollers-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4803-highspeed-si-simulations-using-ibis-and-boardlevel-simulations-using-hyperlynx-si-on-stm32-mcus-and-mpus-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4989-stm32-microcontroller-debug-toolbox-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an5027-interfacing-pdm-digital-microphones-using-stm32-mcus-and-mpus-stmicroelectronics.pdf
Application Notes	https://www.st.com/resource/en/application_note/an4899-stm32-microcontroller-gpio-hardware-settings-and-lowpower-consumption-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5612-esd-protection-of-stm32-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4991-how-to-wake-up-an-stm32-microcontroller-from-lowpower-mode-with-the-usart-or-the-lpuart-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5925-stm32cube-mcu-package-examples-for-stm32h5-series-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5927-i3c-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5930-guidelines-for-power-management-on-stm32h5-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5711-getting-started-with-stm32h5-mcu-hardware-development-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5688-migrating-microcontroller-applications-from-stm32f427437-and-stm32f429439-to-stm32h573563-and-stm32h562-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4879-introduction-to-usb-hardware-and-pcb-guidelines-using-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5225-introduction-to-usb-typec-power-delivery-for-stm32-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5342--how-to-use-error-correction-code-ecc-management-for-internal-memories-protection-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5872-introduction-to-the-system-architecture-and-performance-in-the-stm32h5-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4894-how-to-use-eeeprom-emulation-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5537-how-to-use-adc-oversampling-techniques-to-improve-signal-to-noise-ratio-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5036-guidelines-for-thermal-management-on-stm32-applications-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4992-introduction-to-secure-firmware-install-sfi-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5405-how-to-use-fdcan-bootloader-protocol-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an6014-introduction-to-sfspi-versions-for-stm32h5-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5690-how-to-use-vrefbuf-peripheral-on-stm32-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4230-introduction-to-random-number-generation-validation-using-the-nist-statistical-test-suite-for-stm32-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an2867-guidelines-for-oscillator-design-on-stm8afals-and-stm32-mcus-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4013-introduction-to-timers-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4277-how-to-use-pwm-shutdown-for-motor-control-and-digital-power-conversion-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4759-introduction-to-using-the-hardware-realtime-clock-rtc-and-the-tamper-management-unit-tamp-with-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4908-getting-started-with-uart-automatic-baud-rate-detection-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5156-introduction-to-security-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5212-how-to-use-

stm32-cache-to-optimize-performance-and-power-efficiency-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5593-how-to-use-the-gpdma-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5879-introduction-to-i3c-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5543-guidelines-for-enhanced-spi-communication-on-stm32-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5959-migrating-within-the-stm32h5-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecapi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an6008-getting-started-with-debug-authentication-da-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5348-introduction-to-fdcan-peripherals-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/cd00211314-how-to-optimize-the-adc-accuracy-in-the-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an2639-soldering-recommendations-and-package-information-for-leadfree-ecopack2-mcus-and-mpus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5020-introduction-to-digital-camera-interface-dcml-for-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an6202-how-to-calibrate-internal-rc-oscillators-on-stm32h5-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an6246-guidelines-for-estimating-stm32h5-mcus-lifetime-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4566-how-to-extend-the-dac-performance-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an5647-the-goertzel-algorithm-to-compute-individual-terms-of-the-discrete-fourier-transform-

dft-in-stm32-products-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an2606-introduction-to-system-memory-boot-mode-on-stm32-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application_note/an4657-stm32-inapplication-programming-iap-using-the-usart-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an4841-digital-signal-processing-for-stm32-microcontrollers-using-cmsis-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5360-getting-started-with-projects-based-on-the-stm32mp1-series-in-stm32cubeide-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5361-getting-started-with-projects-based-on-dualcore-stm32h7-microcontrollers-in-stm32cubeide-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5394-getting-started-with-projects-based-on-the-stm32l5-series-in-stm32cubeide-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5418-how-to-build-a-simple-usbpd-sink-application-with-stm32cubemx-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5426-migrating-graphics-middleware-projects-from-stm32cubemx-540-to-stm32cubemx-550-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5564-getting-started-with-projects-based-on-dualcore-stm32wl-microcontrollers-in-stm32cubeide-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5731-stm32cubemx-and-stm32cubeide-threadsafesolution-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an5925-stm32cube-mcu-package-examples-for-stm32h5-series-stmicroelectronics.pdf
for related Tools & Software

Application Notes https://www.st.com/resource/en/application_note/an4502-stm32-

for related Tools & Software	smbuspmibus-expansion-package-for-stm32cube-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an4879-introduction-to-usb-hardware-and-pcb-guidelines-using-stm32-mcus-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an5952-how-to-use-cmake-in-stm32cubeide-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an6007-getting-started-with-stirot-st-immutable-root-of-trust-for-stm32h5-mcus-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an5054-how-to-perform-secure-programming-using-stm32cubeprogrammer-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an6127-getting-started-with-stm32h7rx7sx-mcus-in-stm32cubeide-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an6265-getting-started-with-stm32n6-mcus-in-stm32cubeide-stmicroelectronics.pdf
Application Notes for related Tools & Software	https://www.st.com/resource/en/application_note/an6382-introduction-to-swd-multidrop-for-stm32-with-stlink-stmicroelectronics.pdf
Errata Sheets	https://www.st.com/resource/en/errata_sheet/es0565-stm32h562xx563xx573xx-device-errata-stmicroelectronics.pdf
Datasheet	https://www.st.com/resource/en/datasheet/dm00956662.pdf
Programming Manuals	https://www.st.com/resource/en/programming_manual/pm0264-stm32-cortexm33-mcus-and-mpus-programming-manual-stmicroelectronics.pdf
Reference Manuals	https://www.st.com/resource/en/reference_manual/rm0481-stm32h52333xx-stm32h56263xx-and-stm32h573xx-armbased-32bit-mcus-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1163-description-of-wlcsp-for-microcontrollers-and-recommendations-for-its-use-stmicroelectronics.pdf

Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1204-tape-and-reel-shipping-media-for-stm32-microcontrollers-in-bga-packages-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1205-tape-and-reel-shipping-media-for-stm8-and-stm32-microcontrollers-in-fpn-packages-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1206-tape-and-reel-shipping-media-for-stm8-and-stm32-microcontrollers-in-qfp-packages-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1207-tape-and-reel-shipping-media-for-stm8-and-stm32-microcontrollers-in-so-packages-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1208-tape-and-reel-shipping-media-for-stm8-and-stm32-microcontrollers-in-tssop-and-ssop-packages-stmicroelectronics.pdf
Technical Notes & Articles	https://www.st.com/resource/en/technical_note/tn1433-reference-device-marking-schematics-for-stm32-microcontrollers-and-microprocessors-stmicroelectronics.pdf
User Manuals	https://www.st.com/resource/en/user_manual/um3150-stm32h5-series-safety-manual-stmicroelectronics.pdf
User Manuals	https://www.st.com/resource/en/user_manual/um3267-stm32h5-series-ulcsaiec-607301603351-selftest-library-user-guide-stmicroelectronics.pdf