




The grey diagonal is $f_{cold} = f_{hot}$: not a split, and identical to the single-clock design, so it is white by construction. Red boxes mark each panel's best cell. Wins are real but small and confined to the top edge, where the hot domain runs at or near the fastest clock; the best anywhere is -1.53% . Push the separation further -- down and to the left -- and the design loses, by up to 25%. All of this is before the $+5.6\%$ latency that a partitionable kernel was measured to cost.