
Lab 1-2 FPGA

reason of lindights corresponds to the 1st dight of a base 10#

Lab 2.1

22) errors: When displaying $3 \Rightarrow 4 \Rightarrow$ change 0110001 to 0110000 When displaying $8 \Rightarrow 4 \Rightarrow$ change 0000001 to 0000000 when displaying $E \Rightarrow E \Rightarrow$ change 0010110 to 0000110

Lab 2.3



- 33) When the output > 15 or F or I is carried over to the next digits place in F+1=10
- 34) When the sum is > 15 for F) count is high on the last adder in series this high nums through a not gate twrning into a low which stops the 7-segment LED for the number in the second digits place from body constantly cleaned by its blank input this allows the LED to display the next #1 in the second digits place because MT constant is always by its blank input this allows the LED to display the next #1 in the second digits place because MT constant is always inputing 10001 this allows corry over for #5 > F so that is me do F+1 = 10 as opposed to the thing breaking and displaying F+1=0

Lab 2.4

39) logic elements used 42, we have used <1% of the FPGA total # of logic elements on FPGA: 114,480

Lab 25

Decimal diviler nodes up to 99 6/2 $(100)^2 = 5$ digit # and we don't have enough LED displays to display a 5 tight become #

base 10# > to the max 8 bit # is 255 > this requires a 3 dight display and 2 dividers b/c 1
divider wild give us the 10's place digit & the second will give us the 100's place, since
we don't have a 3 light input display and only a 2 we will use 1, divider to give us
base 10#'s up until we get a 3 digit in 49 after ward the second digit becomes a hex digit (it downs
was though ble use digit run it through a 2" divider)