



Exercise 7

7-1 Consider a 5 mm-long, 4λ -wide metal2 wire in a $0.6\mu\text{m}$ process. The sheet resistance is $0.08\Omega/\square$ and the capacitance is $0.2\text{fF}/\mu\text{m}$. Construct 3-segment L-model and 3-segment π -model for the wire. (Please present models and calculate delay).

7-2 Assume an inverter is designed with a PMOS/NMOS ratio of 3.6 and the NMOS transistor is minimum size. ($W = 0.375\mu\text{m}$, $L = 0.25\mu\text{m}$, $W/L = 1.5$). $V_M = 1.25\text{V}$, $V_{DD} = 2.5\text{V}$. Please describe the voltage transfer characteristic and noise margins of CMOS inverter. (use V_{IL} , V_{IH} , NM_H , NM_L and g). The parameters shown in table 7.1.

Table 7.1

	V_{T0} (V)	γ ($\text{V}^{1/2}$)	V_{DSAT} (V)	K ($\mu\text{A}/\text{V}^2$)	λ (V^{-1})
NMOS	0.7	0.45	0.83	134	0.1
PMOS	-0.8	-0.4	-1	50	0.2