## 浙江大学信息与电子工程学院 2024-2025 学年秋冬学期

## 集成电路原理与设计

宋爽 **2024** 年 **11** 月

## Exercise 7

7-1 Consider a 5 mm-long, 4  $\lambda$ -wide metal2 wire in a 0.6  $\mu$ m process. The sheet resistance is 0.08  $\Omega/\Box$  and the capacitance is 0.2 fF/ $\mu$ m. Construct 3-segment L-model and 3-segment  $\pi$ -model for the wire. (Please present models and calculate delay).

7-2 Assume an inverter is designed with a PMOS/NMOS ratio of 3.6 and the NMOS transistor is minimum size. (W = 0.375 $\mu$ m, L = 0.25 $\mu$ m, W/L =1.5). VM=1.25V, VDD=2.5V. Please describe the voltage transfer characteristic and noise margins of CMOS inverter. (use  $V_{IL}$ ,  $V_{IH}$ ,  $NM_H$ ,  $NM_L$  and g). The parameters shown in table 7.1.

Table 7 1

	$V_{T0}$	γ	V <sub>DSAT</sub>	K	λ
	(V)	$(V^{1/2})$	(V)	$(\mu A/V^2)$	(V <sup>-1</sup> )
NMOS	0.7	0.45	0.83	134	0.1
PMOS	-0.8	-0.4	-1	50	0.2