

1.For the following circuit from Lab 1, will static-0 hazard happen when we switch in between A,B,C = 000 and 010? a) Yes b) No

1.For the following circuit from Lab 1, will static-0 hazard happen when we switch in between A,B,C = 000 and 010? 01 a) Yes Transition from 000 to 010 (toggling B) will not cause the output to change from 0 to 1 because no matter what B is, as long as A and C remains 0, the NAND gate will always give a 1 and hence the output Z is always 0. **ECE ILLINOIS** 

11. In sLC3 design, what is the purpose of the provided tristate.sv? a) To connect data from PC, ALU, MDR... to the BUS b) To connect MEM2IO to the external SRAM c) To connect BUS to SRAM d) Both a and b e) a, b and c **ECE ILLINOIS** 

3

5

11. In sLC3 design, what is the purpose of the provided tristate.sv? a) To connect data from PC, ALU, MDR... to the BUS b) To connect MEM2IO to the external SRAM ★ c) To connect BUS to SRAM d) Both a and b
e) a, b and c

always\_ff @ (posedge clk)
begin

// Always read data from the bus
Data\_read\_buffer <= Data;
// Always updated with the data from Mem2IO
Data\_write\_buffer <= Data\_write; ECE ILLINOIS

14. In Lab 6. If the instruction is 0001 000 001 100001 (Addi), and R0 has 0xFFFE R1 has 0x0010, what is the condition code NZP after this operation? a) 001 b) 101 c) 100 d) 010 e) 000 **ECE ILLINOIS** 

6

2

```
14. In Lab 6. If the instruction is 0001 000 001 100001 (Addi), and R0 has 0xFFFF, R1 has 0x0010, what is the condition code NZP after this operation?

a) 001 ★ (R0 <= 0x0010 + 0x0001 = 0x0011)
b) 101
c) 100
d) 010
e) 000
```

```
15. In Lab 6, what does the following code intend to do?

O AND RO, RO, O FO CONTROL

1 ADD RO, RO, 1
2 ADD R1, RO, 1
3 STR RO -2 Bank
a) store value "1" to SRAM at address "OxFFFE"
b) store value "2" to SRAM at address "OxFFFF"
c) store value "2" to HEX Display
d) store value "2" to SRAM at address "OxFFFE"

ECE ILLINOIS
```

7 8

```
15. In Lab 6, what does the following code do?

O AND RO, RO, O

1 ADD RO, RO, 1

2 ADD R1, RO, 1

3 STR R1, RO

Line 3 are memory mapped to be taxer 2 = 0.2 - g many "which is the catality."

a) store value "1" to SRAM at address "OxFFFF"

b) store value "2" to SRAM at address "OxFFFF"

cannot read it back)

c) store value "1" to HEX Display

d) store value "2" to HEX Display

e) store value "2" to SRAM at address "OxFFFF"

ECE ILLINOIS
```

a) Register file
b) SDRAM
c) SRAM
d) Flash
e) On-chip-Memory

ECE ILLINOIS

10

9

6. What type of architecture does NIOS lle belong to?

a) A Moore Machine
b) A Mealy Machine
c) A Von-Neumann Machine
d) A Harvard Machine
e) A Modified Harvard Machine

6. What type of architecture does NIOS lle belong to?

a) A Moore Machine
b) A Mealy Machine
c) A Von-Neumann Machine
d) A Harvard Machine
e) A Modified Harvard Machine

★

The original Harvard Machine uses entirely separate memory system to store instructions and data.

9. Start from the circuit in Lab 7, if we want bit zero to be constantly blinking (with 50% duty cycle) and bit 7:1 keep displaying the accumulation value, what should we add to the code AFTER the accumulation part?

Assuming all code are inside a while(1) loop, and other code (accumulation, not shown) are correctly written.

\*\*Leb = \*accumulator & (0x01); \*\*Leb = \*accumulator & (0x01); \*\*Leb = \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*accumulator & (0xEE); \*\*Leb = \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*accumulator = \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*accumulator = \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*accumulator = \*accumulator; for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 1000000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 100000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 100000; i ++); //delay \*LED = \*accumulator = (0xEE); for (i = 0; i < 100000; i ++);

13 14

9. Start from the circuit in Lab 7, if we want bit zero to be constantly blinking (with 50% duty cycle) and bit 7:1 keep displaying the accumulation value, what should we add to the code AFTER the accumulation part?

Assuming all code are inside a while(1) loop, and other code (accumulation, not shown) are correctly written.

a.

for (i = 0; i < 1000000; i ++); //delay
\*\*LED = \*accumulator & (0x01);

12. In Lab 8, which signal could be used as the clock for ball module if we want the data refreshing rate to be the same as the frame rate?

| Cold |

15 16

12. In Lab 8, which signal could be used as the clock for ball module if we want the data refreshing rate to be the same as the frame rate?

a) CLOCK\_50
b) VGA\_CIk
c) VGA\_HS
d) VGA\_VS ★ 


190 491
Display On for
640 pixels
640 pixe

17


1. In Lab8, in order to complete a USB\_Read Operation, in what sequence do you need to call io\_read and io\_write? (warm-up)

a) Io\_read \rightarrow io\_write \rightarrow io\_read \rightarrow io\_write
b) Io\_write \rightarrow io\_read
c) Io\_write \rightarrow io\_write \rightarrow io\_read
d) Io\_read
e) Io\_read \rightarrow io\_read

1. In Lab8, in order to complete a USB\_Read Operation, in what sequence do you need to call io\_read and io\_write? (warm-up) a) Io\_read → io\_write → io\_read → io\_write b) Io\_write →io\_read ★ c) Io\_write→io\_write→io\_read d) Io\_read e) lo\_read → io\_read ECE ILLINOIS



19 20



0,00 • In lab 9, if 80x30 text mode is applied, which part on display will be modified if writing data to VRAM[0x25]? words? a. Row 0, Column 37 Dx009 b. Row 37, Column 0c. Row 1, Column d. Row 68, Column 1 **ECE ILLINOIS** 

22

• In lab 9, if 80x30 text mode is applied, which part on display will be modified if writing data to VRAM[0x25]? a. Row 0, Column 37 b. Row 37, Column 0 Row 1, Column @ 7 d. Row 68, Column 1 **ECE ILLINOIS** 

• In lab 9, if in the palette design, each single color (R/G/B) uses 5 bits to represent, there are still 2 colors per each word, and 32 32-bit words of palette registers are used. How many different kinds of colors are supported in this palette? a. 32 c. 128 d. 192 **ECE ILLINOIS** 

In lab 9, if in the palette design, each single color (R/G/B) uses 5 bits to represent, there are still 2 colors per each word, and 32 32-bit words of palette registers are used. How many different kinds of colors are supported in this palette?

a. 32
b. 64
c. 128
d. 192

•

ECE ILLINOIS

Speed Round - (Cont.)

3. Which one of these modules' output is asynchronous in experiment 3?

a) Computation Unit
b) Routing Unit
c) Both
d) Neither
Both the routing unit and the computation unit are asynchronous. The only synchronous elements are the flip flops in the state machine (or counter) and the shift registers.

4. True or false: In a carry look-ahead adder, generation of P/G bits  $\{P_n, G_n\}$  requires the value of the previous P/G bits  $\{P_{n-1}, G_{n-1}\}$  to be known.
a) True
b) False
The performance savings from the CLA come from not having dependencies between the various bits for generating the carry, note that P and G can be bitwise computed from the A and B inputs.

26

28

25

```
Speed Round - (Cont.)

5. In the multiplier lab (experiment 5), how is the 9th bit of the adder's sum generated?
a) $8 = 57
b) $8 = C_out7
c) $8 = A7 + B7 + C_out7
d) $8 = A7 + B7 + C_out7
The adder has to be a true 9-bit adder with A and B sign extended as inputs. Otherwise an overflow may occur in an add stage (e.g. 127 + 1).
6. In experiment 6, what is the purpose of the IR?
a) The IR tells the CPU what address it should fetch its next instruction from
b) The IR contains the data that are either written to or read from memory
c) The IR contains the address of memory the CPU is currently operating on
d) The IR contains the address of memory the CPU is currently operating on
The instruction register contains the current instruction, which is decoded into the proper control signals.
7. Inside an always_comb procedure block, which type of assignment should be used?
a) blocking
b) non-blocking
Combinational logic has implicit ordering, due to their dependencies when drawn out as a schematic.
```

15. What is the correct way to connect port in SystemVerilog?

If I have: module M(input a, input b, output logic c); in top level, I have logics A, B, C

a) M mO(.\*);
b) M mO(.A(a),.B(b),.C(c));
c) M mO(.a(A),b(B),.c(C));
d) a and c
e) a and b

27

```
15. What is the correct way to connect port in SystemVerilog?

If I have: module M(input a, input b, output logic c); in top level, I have logics A, B, C

a) M m0(.*); //(A != a, case sensitive)
b) M m0(.A(a),.B(b),.C(c));
c) M m0(.a(A),.b(B),.c(C)); ★
d) a and c
e) a and b
```

```
5. Which way of using parameter in SystemVerilog is wrong?

module regfile (input clk, input [ADDR_MIDTH-1:0]addr, inout wire [DATA_MIDTH-1:0]data);
parameter ADDR_MIDTH=8;
parameter DATA_MIDTH=32;
_ (implementation code)
Endmodule

a) regfile #(8,16) myreg(.*);
b) regfile #(.ADDR_WITH(8),.DATA_WIDTH(16)) myreg(.*);
c) regfile (#ADDR_WITH =8, #DATA_WITH =16) myreg(.*);
d) All of them are wrong
e) None of them are wrong
```

5. Which way of using parameter in SystemVerilog is wrong?

module regfile (input clk, input [ADDR\_WIDTH-1:0]addr, inout wire [DATA\_WIDTH-1:0]data);
parameter ADDR\_WIDTH-32;
\_ (implementation code)
Endmodule

a) regfile #(8,16) myreg(.\*);
b) regfile #(.ADDR\_WITH(8),.DATA\_WIDTH(16)) myreg(.\*);
c) regfile (#ADDR\_WITH =8, #DATA\_WITH =16) myreg(.\*);
d) All of them are wrong
e) None of them are wrong
Note: #\_comes first.

11. Which of the following SystemVerilog code will cause "always\_comb does not infer purely combinational logic"?

| a.//b and c are input logic [5:0] a; always\_comb begin if(b == c) a = -b; end | always\_comb begin | if(b == c) a = -b; end | c.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic [5:0] a = -b; end | d.//b and c are input logic

31 32

4. A pure combinational circuit with feedback is a latch circuit. Which one(s) of the following code will result in "latch inferred" warning in Quartus? (assume all starts with some valid value)

1.
always\_comb begin
atate = next\_state;
if (state == A) next\_state = C;
else next\_state == B;
end

3.
assign a = (a == 1)? 0 : 1;
always\_comb
if (a == 1) a = 0;
else a = 1;
end

a)only 1 b)only 1,2 c)only 3 d)only 1,3,4 e)only 3,4

34

33

```
3. In SystemVerilog, if we want to monitor a signal inside a sub-module
without putting it in the output list, what could we do? Say we have:
    module testbench()
//code neglected
                                            module adder(...)
logic a;
     adder a0(.*);
                                            //code neglected endmodule
   endmodule
   //and we want to look at signal "a" in a0 (which is not an output)
                                                                                             a) all will do
                                                                                              b) only III will do
  I. (in testbench module): logic a_monitor;
   always_comb begin a_monitor = a0.a; end
II. (in testbench module): logic a_monitor = a0.a;
                                                                                              c) only IV will do
                                                                                              d) both III and IV
  II. (in testberin module): logic a_monitor = ao.a,
III. (in testberin module):
logic a_monitor;
always_ff @ (posedge Clk) a_monitor <= adder(a0).a;
                                                                                              e) both I and IV
  IV. (in testbench module):
        logic a_monitor;
always_ff @ (posedge Clk) a_monitor <= a0.a;
ECE ILLINOIS
```

35 36

3. In SystemVerilog, if we want to monitor a signal inside a sub-module without putting it in the output list, what could we do? Say we have: module testbench() module adder(...) logic a; a) all will do //code neglected endmodule b) only III will do adder a0(.\*); endmodule c) only IV will do d) both III and IV //and we want to look at signal "a" in a0 (which is not an output) //and we want to rouse or appear.

I. (in testbench module): logic a\_monitor;
always\_comb begin a\_monitor = a0.a;
end
II. (in testbench module): logic a\_monitor = a0.a;
iii for testbench module): e) both I and IV e) both I and IV XX
We should refer the name of
the instance (i.e. a0) and use
always\_ff to constantly refresh
the value. By the way, you may
only assign a constant value to
a logic if you combine II. (in testbench module):

logic a\_monitor;


always\_ff @ (posedge Clk) a\_monitor <= adder (a0) .a;

declaration and assignment in one line (e.g. logic a = 0.) logic a\_monitor;
always\_ff @ (posedge Clk) a\_monitor <= a0.a;

14. True or False: SDRAM is faster than SRAM (since SDRAM is Dynamic RAM)

a) True
b) False

37 38



16. Which one of memories on DE2 board has the largest storage capacity?

a) SRAM
b) b) Flash Memory
c) On Chip Memory
d) SDRAM
e) Hard Disk

ECE ILLINOIS

40

39

16. Which one of memories on DE2 board has the largest storage capacity?

a) SRAM (2MB)
b) Flash Memory (8MB)
c) On Chip Memory (<500 KB)
d) SDRAM (128MB) ★
e) Hard Disk

a) SDRAM can write to successive rows (with column address fixed) faster than write to successive columns (within the same row)
b) SDRAM can write to successive columns (with row address fixed) faster than write to successive rows (within the same column)
c) Both types of operations above have the same latancy



- a) SDRAM can write to successive rows (with column address fixed) faster than write to successive columns (within the same row)
- b) SDRAM can write to successive columns (with row address fixed) faster than write to successive rows (within the same column)
- c) Both types of operations above have the same latancy In order to read into another closed row, currently open row must be pre-charged to close, which slows down the whole operation

ECE ILLINOIS

43

44


18. What is the correct way to initialize the On-chip Memory? a) Use an always\_ff block to assign values (like regfile in Lab 6) b) Use \$readmemh/readmemb (not synthesizable) and initial block \*\* c) Both a and b achieves the same functionality d) Instantiate many register modules and reset them to wanted values (like testmemory.sv in Lab 4) e) There is no way to initialize On-Chip Memory Although initial block can't be synthesized, it actually doesn't need to synthesize it at all. The synthesis tool will read from the specified file and initialize the On-Chip Mem.

The method in (a) and (c) will produce a huge matrix of combinational logic, using a lot of resource and make compilation time forever.

**ECE ILLINOIS** 

45

47



18. What is the correct way to initialize the On-chip Memory?

c) Both a and b achieves the same functionality

e) There is no way to initialize On-Chip Memory

testmemory.sv in Lab 4)

a) Use an always\_ff block to assign values (like regfile in Lab 6)

b) Use \$readmemh/readmemb (not synthesizable) and initial block ★★

d) Instantiate many register modules and reset them to wanted values (like

46

12. If a flip-flop has setup time 2ns, hold time 3ns, clock-tooutput time 5ns, and the clock frequency is 50MHz. What is the longest combinational path delay in one cycle? Setup Time a) 20 ns b) 18 ns Clock c) 15 ns d) 13 ns \* \* \* e) 10 ns Data Stable 13 = period - setuptime - clock-to-output-time (hold time is irrelevant for this cycle) **ECE ILLINOIS** 

13. In a hypothetical 50MHz system. If Flipflop 1 has setup time 1ns, hold time 1ns, clk-to-out time 3ns, Flipflop2 has setup time 2ns, hold time 5ns, clk-to-out time 7ns, what's MINIMUM allowed path delay?

a) 1 ns b) 2 ns

c) 3 ns

d) 5 ns

e) 8 ns

**ECE ILLINOIS** 

