## CS7381 Project 7: Verilog Code Development – MIPS Data Path Control Unit

Name: Bingying Liang ID: 48999397 Distance

Apr 19 2023

For this exercise, you will write a Verilog code program to implement the MIPS ALU Control Unit. You will test your Control Unit module using the testbench provided in the assignment. Recall the following web site links for Verilog help:

- http://lyle.smu.edu/ manikas/CAD\_tool\_info.html
- https://s2.smu.edu/ manikas/CAD\_Tools/Verilog/Xcelium.html.
- 1. Please download the following Verilog file from the assignment page:
  - (a) S23\_controller\_tb.v the testbench for testing your Control Unit
  - (b) This testbench will have machine code for various MIPS instructions
  - (c) See the format of the testbench to help you design your control unit

Depending on the testbench we can analyis the right result of these test.

2. For simplicity in design, your control unit will just need to decode the following MIPS instructions: sub, addi, and lw.

```
sub: R; opcode = 000000; funct = 100010
addi: I; opcode = 001000;
lw: I; opcode = 100011;
```

- 3. For these instructions, your control unit will need to output the correct values for the following control signals:
  - (a) RegDst
  - (b) ALUSrc
  - (c) MemRead
  - (d) MemWrite
  - (e) MemtoReg

```
lw: RegDst = 0; ALUSrc = 1; MemRead = 1; MemWrite = 0; MemtoReg = 1;
addi: RegDst = 0; ALUSrc = 1; MemRead = 0; MemWrite = 0; MemtoReg = 0;
sub: RegDst = 1; ALUSrc = 0; MemRead = 0; MemWrite = 0; MemtoReg = 0;
```

4. For other MIPS instructions, set these control signals to 0.

```
RegDst = 0 ; ALUSrc = 0; MemRead = 0; MemWrite = 0; MemtoReg = 0;
```

- 5. Develop the MIPS control unit in Verilog.
  - (a) Save the program as a \*.v file use the first initial of your first name and the first 4 letters of your last name, then the number 3 (to distinguish from your code for previous Verilog projects). For example, my file submission name would be tmani3.v.

(b) Test your Control Unit using the testbench provided in Step 1.

```
📷 eve — ssh bingyingl@genuse54.smu.edu — 95×47
bingyingl@genuse54.engr.smu.edu$ xmverilog blian7.v S23_controller_tb.v
/usr/local/cds2008/XCELIUM/tools/bin/xmverilog
TOOL: xmverilog 21.09-s002: Started on Apr 21, 2023 at 04:43:41 CDT TOOL: xmverilog 21.09-s002: Started on Apr 21, 2023 at 04:43:41 CDT xmverilog 21.09-s002: Started on Apr 21, 2023 at 04:43:41 CDT xmverilog(64): 21.09-s002: (c) Copyright 1995-2021 Cadence Design Systems, Inc. file: blian7.v
             module worklib.controlUnit:v
                           errors: 0, warnings: 0
file: S23_controller_tb.v
module worklib.test_controlUnit:v
             errors: 0, warnings: 0
Caching library 'worklib'
Elaborating the design hierarchy:
             Building instance overlay tables: ...... Done Generating native compiled code:
                          worklib.controlUnit:v <0x3092b326>
                          streams: 2, words: 780
worklib.test_controlUnit:v <0x5c24c790>
             streams: 6, words: 7132
Building instance specific data structures.
Loading native compiled code: .......
Design hierarchy summary:
                                                                        ..... Done
                                                        Instances Unique
                           Modules:
                           Registers:
                           Vectored wires:
Always blocks:
Initial blocks:
                           Pseudo assignments: 1
Simulation timescale: 1ps
                                                                                    1
Writing initial simulation snapshot: worklib.test_controlUnit:v Loading snapshot worklib.test_controlUnit:v ................. Done xcelium> source /usr/local/cds2008/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> run
                                         opcode RegDst ALUSrc MemRead MemWrite MemtoReg
                                                                                                              х
0
                                         001111
                                         100011
                                                                                                0
                                                                                                              1
                                8
                                         001111
                                                                    0
                                         000000
                                                                                                              0
                                         001000
                                                                                                              0
                               14
                                         000000
Simulation complete via $finish(1) at time 114 NS + 0 ./S23_controller_tb.v:36 #finishtime $finish;
xcelium> exit
TOOL: xmverilog 21.09-s002 bingyingl@genuse54.engr.smu.edu$
                                         21.09-s002: Exiting on Apr 21, 2023 at 04:43:43 CDT (total: 00:00:02)
```

Compare the result with testbench annotation and table they are the same and mapped correctly.

6. Please include the following for your homework submission:

(a) Your Control Unit Verilog file – submit the actual \*.v file so that the grader can run them.



(b) Your testbench results – this can be a copy of the results on a Word document. I download the result file log from the server and modify the name as blian7.log

(c) PLEASE MAKE SURE THAT YOUR NAME APPEARS ON ALL SUBMITTED ITEMS FOR PROPER CREDIT