CS/ECE 5381/7381 Computer Architecture Spring 2023

Dr. Manikas

Computer Science

Lecture 18: Apr. 6, 2023

Assignments

- Project 6 (7381 only)
 - Due TODAY Thur., Apr. 6 (11:59 pm)
- Quiz 8 due Sat., Apr. 8 (11:59 pm)
 - Covers concepts from Modules 9 and 10

Quiz 8 Details

- The quiz is open book and open notes.
- You are allowed 90 minutes to take this quiz.
- You are allowed 2 attempts to take this quiz your highest score will be kept.
 - Note that some questions (e.g., fill in the blank)
 will need to be graded manually
- Quiz answers will be made available 24 hours after the quiz due date.

Data-Level Parallelism

(Chapter 4, Hennessy and Patterson)

Note: some course slides adopted
from publisher-provided material

Data-Level Parallelism

(Chapter 4, Hennessy and Patterson)

Note: some course slides adopted
from publisher-provided material

Outline

- 4.1 Introduction
- 4.2 Vector Architecture
- 4.4 Graphics Processing Units (GPU's)

Flynn's Taxonomy (Ch. 1)

- Single instruction stream, single data stream (SISD)
 - Instruction-Level Parallelism (Ch. 3)
- Single instruction stream, multiple data streams (SIMD) (Ch. 4)
 - Vector architectures
 - Graphics processor units
- Multiple instruction streams, multiple data streams (MIMD)
 - Thread-Level Parallelism (Ch. 5)

Outline

- 4.1 Introduction
- 4.2 Vector Architecture
- 4.4 Graphics Processing Units (GPU's)

Vector Architectures

- Basic idea:
 - Read sets of data elements into "vector registers"
 - Operate on those registers
 - Disperse the results back into memory
- Registers are controlled by compiler
 - Used to hide memory latency
 - Leverage memory bandwidth

Review: Instruction Level Parallelism


- High speed execution based on instruction level parallelism (ILP): potential of short instruction sequences to execute in parallel
- High-speed microprocessors exploit ILP by:
 - Pipelined execution: overlap instruction
 - Out-of-order execution (commit in-order)
 - E.g., Tomasulo's algorithm


Problems with conventional approach

- Limits to conventional exploitation of ILP:
 - 1) <u>pipelined clock rate</u>: at some point, each increase in clock rate has corresponding CPI increase (branches, other hazards)
 - 2) <u>instruction fetch and decode</u>: at some point, its hard to fetch and decode more instructions per clock cycle
 - 3) <u>cache hit rate</u>: some long-running (scientific) programs have very large data sets accessed with poor locality; others have continuous data streams (multimedia) and hence poor locality

Alternative Model: Vector Processing

 Vector processors have high-level operations that work on linear arrays of numbers: "vectors"





Vector Processing Definitions

- <u>Vector</u> a set of scalar data items, all of the same type, stored in memory
- <u>Vector processor</u> an ensemble of hardware resources, including vector registers, functional pipelines, processing elements, and register counters for performing vector operations
- Vector processing occurs when arithmetic or logical operations are applied to vectors

Properties of Vector Processors

- 1) Single vector instruction specifies lots of work
 - equivalent to executing an entire loop
 - fewer instructions to fetch and decode
- 2) Computation of each result in the vector is independent of the computation of other results in the same vector
 - deep pipeline without data hazards; high clock rate
- 3) Hardware checks for data hazards only between vector instructions (once per vector, not per vector element)

Properties of Vector Processors

- 4) Access memory with known pattern
 - elements are all adjacent in memory =>
 highly interleaved memory banks provides high
 bandwidth.
 - access is initiated for entire vector => high memory latency is amortised (no data caches are needed)
- 5) Control hazards from the loop branches are reduced
 - nonexistent for one vector instruction

More Properties of Vector Processors

- Vector operations: arithmetic (add, sub, mul, div), memory accesses, effective address calculations
- Multiple vector instructions can be in progress at the same time => more parallelism
- Applications to benefit
 - Large scientific and engineering applications
 - Multimedia applications

Basic Vector Architectures

- Vector processor: ordinary pipelined scalar unit + vector unit
- Example architecture: VMIPS
 - "Vector-Register" version of MIPS


- <u>Vector Registers</u>: each vector register
 is a fixed length bank holding a single vector
 - has at least 2 read and 1 write ports
 - typically 8-32 vector registers, each holding 64128 64 bit elements
 - VMIPS: 8 vector registers, each holding 64 elements (16 Rd ports, 8 Wr ports)

- <u>Vector Functional Units (FUs)</u>: fully pipelined, start new operation every clock
 - typically 4 to 8 FUs: FP add, FP mult, FP reciprocal (1/X), integer add, logical, shift;
 - may have multiple of same unit
 - VMIPS: 5 FUs (FP add/sub, FP mul, FP div, FP integer, FP logical)

- Vector Load-Store Units (LSUs)
 - fully pipelined unit to load or store a vector;
 may have multiple LSUs
 - VMIPS: 1 LSU,
 bandwidth is 1 word per cycle after initial delay

- Scalar registers
 - single element for FP scalar or address
 - VMIPS: 32 GPRs (General-Purpose Register), 32
 FPRs (Floating-Point Register)
 - they are read out and latched at one input of the FUs
- Cross-bar to connect FUs, LSUs, registers
 - cross-bar to connect Rd/Wr ports and FUs

VMIPS: Basic Structure



- 8 64-element vector registers
- 5 FUs; each unit is fully pipelined, can start a new operation on every clock cycle
- Load/store unit fully pipelined
- Scalar registers

VMIPS Instructions

- ADDVV.D: add two vectors
- ADDVS.D: add vector to a scalar
- LV/SV: vector load and vector store from address

VMIPS Program Example

- Solve Y = aX + Y
 - a is a scalar, X,Y are vectors (64 element registers)

```
; load scalar a
                FO,a
L.D
                             ; load vector X
LV
                V1,Rx
                             ; vector-scalar multiply
MULVS.D
                V2,V1,F0
                             ; load vector Y
IV
                V3,Ry
ADDVV.D
                V4,V2,V3
                             ; add
                Ry,V4
                             ; store the result
SV
```

Requires 6 instructions vs. almost 600 for MIPS

Vector Execution Time

- Execution time depends on three factors:
 - Length of operand vectors
 - Structural hazards
 - Data dependencies
- VMIPS functional units consume one element per clock cycle
 - Execution time is approximately the vector length
- convoy
 - Set of vector instructions that could potentially execute together

Chimes

 Sequences with read-after-write dependency hazards can be in the same convoy via chaining

Chaining

 Allows a vector operation to start as soon as the individual elements of its vector source operand become available


Chime

- Unit of time to execute one convoy
- m convoys executes in m chimes
- For vector length of n, requires m x n clock cycles

Guidelines for Chaining Instructions

- How to determine which instructions we can chain?
- Item to consider: <u>structural hazards</u> are two instructions competing for the same resource?
- For VMIPS, LV and SV access the same load/store unit
- So can't chain LV and SV instructions
 - This will cause a structural hazard

VMIPS: Basic Structure



Example

;load vector X LV V1,Rx

V2,V1,F0 ;vector-scalar multiply MULVS.D

IV ;load vector Y V3,Ry

ADDVV.D V4,V2,V3 ;add two vectors

Ry,V4 SV ;store the sum

Convoys:

Can combine operations **MULVS.D** IV due to *chaining*

ADDVV.D LV

> But can't combine LV/SV due to *structural hazards*

Example

Convoys:

1 LV MULVS.D

2 LV ADDVV.D

3 SV

3 chimes, 2 FP ops per result, cycles per FLOP = 1.5 For 64 element vectors, requires 64 x 3 = 192 clock cycles

Example 4.2-1

- Assume we have the following VMIPS code (next slide), which computes the equation Z = aX + Y
 - X and Y are vectors, while value a is a scalar
 - Assume that value a has already been loaded into register
 F0
- a) Arrange this code sequence into convoys.
- b) How many chimes will this sequence take?
- c) Given that the vector size is 64 elements, how many clock cycles are required to execute the chimes?

VMIPS code for Example 4.2-1

```
10: LV
                          ;load vector X
                V2,Rx
               V3,V2,F0 ;multiply vector X by scalar a
   MULVS.D
11:
                          ;load vector Y
                V4,Ry
12:
   LV
    ADDVV.D
                V5,V3,V4; add vectors aX + Y
13:
                V5,Rz
                          ;store vector result in Z
14: SV
```

Outline

- 4.1 Introduction
- 4.2 Vector Architecture
- 4.4 Graphics Processing Units (GPU's)

Graphical Processing Units

• Basic idea:

- Heterogeneous execution model
 - CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model is "Single Instruction Multiple Thread"

Threads and Blocks

- A thread is associated with each data element
- Threads are organized into blocks
- Blocks are organized into a grid

 GPU hardware handles thread management, not applications or OS

NVIDIA GPU Architecture

- Similarities to vector machines:
 - Works well with data-level parallel problems
 - Scatter-gather transfers
 - Mask registers
 - Large register files
- Differences:
 - No scalar processor
 - Uses multithreading to hide memory latency
 - Has many functional units, as opposed to a few deeply pipelined units like a vector processor

Terminology

- Each thread is limited to 64 registers
- Groups of 32 threads combined into a SIMD thread or "warp"
- Up to 32 warps are scheduled on a single SIMD processor
 - Each warp has its own PC (program counter)
 - Thread scheduler uses scoreboard to dispatch warps
 - By definition, no data dependencies between warps
 - Dispatch warps into pipeline, hide memory latency

Terminology (cont.)

- Thread block scheduler schedules blocks to SIMD processors
- Within each SIMD processor:
 - 32 SIMD lanes
 - Wide and shallow compared to vector processors

