CS/ECE 5381/7381 Computer Architecture Spring 2023

Dr. Manikas

Computer Science

Lecture 19: Apr. 11, 2023

Thread-Level Parallelism

(Chapter 5, Hennessy and Patterson)

Note: some course slides adopted
from publisher-provided material

Outline

- 5.1 Introduction
- 5.2 Centralized Shared-Memory Architectures

Switch from Uniprocessors to Multiprocessors

- Uniprocessor MPU with one processor
- Multiprocessor MPU with multiple processors (often called cores)
- Example: a "quadcore" MPU contains four cores
- To make efficient use of cores, program load must be split up such that parts of program can be run at the same time (in **parallel**)
- This is known as parallel processing, or parallelism.

Introduction

- Recall: Data-Level Parallelism used SIMD:
 - Single Instruction stream, Multiple Data streams
 - Single set of instructions accesses multiple sets of data
 - E.g., Vector Processors (Ch. 4)
- Thread-Level Parallelism uses MIMD:
 - Multiple Instruction streams, Multiple Data streams
 - Multiple sets of instructions access multiple sets of data

Terminology

- Thread = process to execute
 - Given n processors, program is often divided into n processes or threads
- Grain Size = amount of computation assigned to a thread

Comparison

- ILP: Instruction Level Parallelism (Ch. 3)
 - Extract parallelism in a <u>single</u> program
 - Out-of-order execution => instructions are sent to execution units based on instruction dependencies rather than program order
- Thread-level Parallelism
 - Multiple programs execute concurrently on multiple processors

Terminology

- Program: static set of statements to perform computational steps of an algorithm
- Thread: embeds the execution of these steps
- Threads run on cores
 - Note: cores are sometimes called CPU's (Central Processing Units)

Hardware Multithreading

- Multithreading The ability of an OS to support multiple, concurrent paths of execution within a single process
- The unit of resource ownership is referred to as a *process* or *task*
- The unit of dispatching is referred to as a thread or lightweight process

Multithreaded Processor Example

 Assume we have 2 threads X and Y with the following operations:

Thread X	Thread Y
A1 – takes 3 cycles to execute	B1 – takes 2 cycles to execute
A2 – no dependencies	B2 – conflicts for functional unit with B1
A3 – conflicts for functional unit with A1	B3 – depends on result of B2
A4 – depends on result of A3	B4 – takes 2 cycles to execute; no dependencies

Dependency Graph for Thread X


Thread X

A1 – takes 3 cycles to execute

A2 – no dependencies

A3 – conflicts for functional unit with A1

A4 – depends on result of A3



Dependency Graph for Thread Y


Thread Y

B1 – takes 2 cycles to execute

B2 – conflicts for functional unit with B1

B3 – depends on result of B2

B4 – takes 2 cycles to execute; no dependencies



Example 5.1-1

- We have a dual-core processor that allows outof-order execution:
 - Operations do not have to be executed in order (e.g. A1, A2, A3, A4), and can be done in *parallel*, as long as dependencies are observed
- Each core has a separate functional unit
- Only one thread can be run on a core at a time
- What is the most efficient way (min. # of cycles) to execute threads X and Y on this processor?

Parallel Processing Challenges

- Limited parallelism available in programs
 - Affects amount of program execution speedup
- Relatively high cost of communications between processor units
 - Latencies long communication delays

Parallel-Programming Model

- Defines how parallel computations can be expressed in a high-level programming language
 - Simple extensions through an API (applicationprogramming interface) of common programming languages such as C/C++
- Threads or processes must communicate and coordinate their activity (synchronization)

Code segment S1

Code segment S2

```
for (i=0; i<N; i++) {
    sum = sum + A[i];
    B[i] = C[i] + 2;
}

for (k=0; k<N; k++) {
    B[k] = B[k] * 4;
}</pre>
```

- Currently, we have sequential code running on one processor
- Code segment S1 executes before S2

Code segment S1

Code segment S2

```
for (i=0; i<N; i++) {
    sum = sum + A[i];
    B[i] = C[i] + 2;
}

for (k=0; k<N; k++) {
    B[k] = B[k] * 4;
}</pre>
```

- What if we want to run S1 and S2 in parallel?
 - Dual-core processor S1 on core 1, S2 on core 2
- S1 must avoid writing into variables that are input to S2
 - RAW hazard for vector B
- S2 must avoid writing into variables that are input (WAR) or output (WAW) for S1 – also affects vector B

DATA VS FUNCTION PARALLELISM

- DATA PARALLELISM:
 - PARTITION THE DATA SET
 - APPLY THE SAME FUNCTION TO EACH PARTITION
 - SPMD (SINGLE PROGRAM MULTIPLE DATA)
 - (NOT SIMD)
 - MASSIVE PARALLELISM
- FUNCTION PARALLELISM
 - INDEPENDENT FUNCTIONS ARE EXECUTED ON DIFFERENT PROCESSORS
 - E.G.: STREAMING--SOFTWARE PIPELINE
 - MORE COMPLEX, LIMITED PARALLELISM
- COMBINE BOTH: FUNCTION + DATA PARALLELISM

EXAMPLE: MATRIX MULTIPLY + SUM

SEQUENTIAL PROGRAM:

- MULTIPLY MATRICES A[N,N] BY B[N,N] AND STORE RESULT IN C[N,N]
- ADD ALL ELEMENTS OF C

$$\begin{bmatrix} X & X \\ C \end{bmatrix} = \begin{bmatrix} A \\ A \end{bmatrix} \times \begin{bmatrix} B \\ \end{bmatrix}$$

Execution Time for Parallel Programs

- Execution time E is a function of:
 - Number of cores N
 - Thread start time (for each core) T
 - Program execution time (for a single core system)

$$E = NT + \frac{P}{N}$$

Example 5.1-2


- Assume we have the matrix multiplication program shown in the previous slide
 - For a single-core system, the matrix multiplication operation takes 10 seconds
- We want to run this program on a dual-core system
 - Thread start time for each core is 200 ms
- What is the execution time for this program on the dual-core system?

Outline

- 5.1 Introduction
- <u>5.2 Centralized Shared-Memory Architectures</u>

Shared-Memory Multiprocessors (SMP)


- Small number of cores
- Share single memory with uniform memory latency
- For large number of cores, use DSM



Centralized Shared-Memory Architectures

- Type of SMP
 - -Small number of cores
 - Share single memory with uniform memory latency
 - Private caches only (recall earlier SMP types)

Centralized Shared-Memory




Multiprocessor Cache Coherence

- Recall that a processor's view of main memory is through the cache
- With multiple processors, each processor has its own cache
- How to make sure that the values in each cache match?
 - This is the <u>cache coherence</u> problem


Problem of Memory Coherence

- Assume just single level caches and main memory
- Processor writes to location in its cache
- Other caches may hold shared copies these will be out of date
- Updating main memory alone is not enough




Shared Bus

Processor 1 reads X: obtains 24 from memory and caches it




Shared Bus

Processor 2 reads X: obtains 24 from memory and caches it



Shared Bus

Processor 1 writes 32 to X: its locally cached copy is updated



Shared Bus

Processor 3 reads X: what value should it get?


Memory and processor 2 think it is 24

Processor 1 thinks it is 32

Cache Coherence Protocols

- <u>Directory based</u> Sharing status of a block of physical memory is kept in just one location, the directory
- <u>Snooping</u> Every cache with a copy of data also has a copy of sharing status of block, but no centralized state is kept
 - All caches are accessible via some broadcast medium (a bus or switch)
 - All cache controllers monitor or <u>snoop</u> on the medium to determine whether or not they have a copy of a block that is requested on a bus or switch access

Snoopy Protocol – NOT!



PEANUTS © United Feature Syndicate, Inc.


Snooping-Based Cache Coherence

- BASIC IDEA
 - TRANSACTIONS ON THE BUS ARE "VISIBLE" TO ALL PROCESSORS
 - BUS INTERFACE CAN "SNOOP" (MONITOR) THE
 BUS TRAFFIC AND TAKE ACTION WHEN REQUIRED
 - TO TAKE ACTION THE "SNOOPER" MUST CHECK THE STATUS OF THE CACHE

Snooping Protocol – Basic Scheme

Write Invalidate

- CPU wanting to write to an address, grabs a bus cycle and sends a 'write invalidate' message
- All snooping caches invalidate their copy of appropriate cache line
- CPU writes to its cached copy (assume for now that it also writes through to memory)
- Any shared read in other CPUs will now miss in cache and re-fetch new data.




- 1. Processor 1 writes 32 to X: its locally cached copy is updated
- 2. All snooping caches *invalidate* their copy of X
- 3. CPU 1 writes cached copy to shared memory (new X value)
- 4. Any shared reads of X for other CPUs will now *miss* in local caches must re-fetch new data from shared memory (X now is 32)

Implementation Issues


- Invalidate description assumed that a cache value update was written through to memory.
- If we used a 'copy back' scheme other processors could re-fetch old value on a cache miss.
- We need a protocol to handle all this.

MESI Protocol

- A practical multiprocessor invalidate protocol which attempts to minimize bus usage
- Extension of usual cache bits
 - Valid bit data is valid in cache
 - Dirty bit data is old, needs to be updated
- Allows usage of a 'write back' scheme i.e. main memory not updated until 'dirty' cache line is displaced



Cache	Valid	Dirty	Data
1	1	0	24
2	1	0	24
3	0	0	(empty)




Shared Bus

Cache	Valid	Dirty	Data
1	1	0	32
2	1	1	24
3	0	0	(empty)

MESI Protocol – Cache Line States


- (M) Modified cache line has been modified, is different from main memory - is the only cached copy. (multiprocessor 'dirty')
- (E) Exclusive cache line is the same as main memory and is the only cached copy
- **(S) Shared** Same as main memory but copies may exist in other caches.
- (I) Invalid Line data is not valid (as in simple cache)



Sharea Bas

Cache 1 line is in Exclusive (E) state: same value as main (shared) memory for address X


Cache 2 and Cache 3 lines are in Invalid (I) state: no copies of data for address X



Cache 1 line is in Shared (S) state: same value as main memory for address X, but copies exist in

other caches (Cache 2)

Note that Cache 2 line is also in Shared (S) state



Shared Bus

Cache 1 line is in Modified (M) state: cache line value has been modified and is *different* from main memory