

CS/ECE 5381/7381
Computer Architecture
Spring 2023

Dr. Manikas
Computer Science
Lecture 6: Feb. 9, 2023

Assignments

- Quiz 3 – due Sat., Feb. 11 (11:59 pm)
 - Covers concepts from Module 3 (this week)

Quiz 3 Details

- The quiz is open book and open notes.
- You are allowed 90 minutes to take this quiz.
- You are allowed 2 attempts to take this quiz - your highest score will be kept.
 - Note that some questions (e.g., fill in the blank) will need to be graded manually
- Quiz answers will be made available 24 hours after the quiz due date.

Instruction Set Principles

(Appendix A, Hennessy and Patterson)

Note: some course slides adopted from
publisher-provided material

Outline

- A.9 MIPS Architecture
 - MIPS Instruction Set
 - MIPS Processor Design

MIPS R-format Instructions

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

MIPS I-format Instructions

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2^{15} to $+2^{15} - 1$
 - Address: offset added to base address in rs
- *Design Principle 4: Good design demands good compromises* ~~好设计~~ ^{但有妥协}
 - Different formats complicate decoding, but allow 32-bit instructions uniformly ~~不统一地~~
 - Keep formats as similar as possible

RECALL INSTRUCTION TYPE:

① DATA MOVEMENT

MIPS: lw, sw

② ARITHMETIC / LOGIC

MIPS: ARITH = add, sub

LOGIC: and, or

③ CONTROL FLOW

- BRANCHING OPERATIONS

- HOW DOES MIPS DO THESE?

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- **beq rs, rt, L1** *branch equal*
 - if ($rs == rt$) branch to instruction labeled L1;
- **bne rs, rt, L1** *branch not equal*
 - if ($rs != rt$) branch to instruction labeled L1;
- **j L1**
 - unconditional jump to instruction labeled L1

Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward



■ PC-relative addressing

- Target address = $\text{PC} + \text{offset} \times 4$
- PC already incremented by 4 by this time

It's a byte a word

Example A.9-1

Translating C to MIPS.

Assume that C variables are 32-bits and are assigned to MIPS registers as follows: $h = \$s1$

Also assume that the base addresses of C arrays are stored in the following MIPS registers: $A: \$s2$

What is the corresponding MIPS code for the following C statement?

$A[6] = h;$

GIVEN : $\alpha[b] = h$; C/C++ CODE

STORE OPERATION

ANSWER : $h = \$\underline{s_1}$ (MIPS REGISTER)

base address of array \underline{A} in $\underline{\$s_2}$

MIPS CODE? STORE $\Rightarrow \text{sw}$

IN MIPS: $\text{sw } \underline{\$s_1}, \underline{\frac{24}{\$s_2}}$

$\begin{matrix} \uparrow & \uparrow & \uparrow \\ h & \text{OFFSET} & \text{BASE FOR} \\ & & \text{array} \end{matrix}$

$$\text{OFFSET} = b \times 4 = 24$$

Example A.9-2

What MIPS instruction does this bit string represent?


0010 0001 0000 1000 0000 0000 0000 0001

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct	
	31 26 25	21 20	16 15	11 10	6 5	0	
I	opcode	rs	rt		immediate		
	31 26 25	21 20	16 15			0	
J	opcode			address			
	31 26 25					0	



001000 = 8₁₀ WHO HAS OPERATE 8?

This is addi L-FORMAT

OPERATION : $R[rt] = R[rs] + \text{const}$.

$$r_s = \rho E G / 10000_2 = 8_{10} \Rightarrow f^{+0}$$

$$rt = \text{REG } 01000_2 = 8_{10} \Rightarrow t \rightarrow 0$$

MIPS INSTRUCTION : addi \$t0, \$t0, 1 i++

Example A.9-3

Given the following MIPS instruction:

```
sub $t0, $t1, $t2
```


Show the **binary**, then **hexadecimal**, representation of this instruction

Sub \$t0, \$t1, \$t2

Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1) 0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	0 / 23 _{hex}

[MIPS REF, SHEET]

R-FORMAT



OPERATION: R[rd] = R[rs] - R[rt]

\$t0 \$t1 \$t2

OPCODE = 0 = 000000, (6BITS)

FUNCT = 22₁₆ = 100010₂ (6BITS)

SHamt = 0 = 0000₂ (5BITS)

$rs = f_{t1} \Rightarrow REG_9 \Rightarrow 01001_2$ (5 Bits)

$rt = f_{tL} \Rightarrow REG_{10} \Rightarrow 01010_2$

$rd = f_{to} \Rightarrow REG_8 \Rightarrow 01000_2$

from the sheet

Fill in fields

OP	rs	rt	rd	shame	funct
----	----	----	----	-------	-------

000000	01001	01010	01000	00000	100010
--------	-------	-------	-------	-------	--------

Binary

32 BITS

0000 00	0 1001	0 1010	0 100	000 00	100010
---------	--------	--------	-------	--------	--------

Hex 0	1	2	8	4	0	2	2 ₁₆
-------	---	---	---	---	---	---	-----------------


Example A.9-4

Assume we have the following MIPS code, starting at memory address 1000H:

1000H	LOOP:	addi	\$t1, \$t1, 4	
1004H		sub	\$t0, \$t3, \$t4	
1008H		<u>beq</u>	\$t0, \$zero, <u>NEXT</u>	
100CH		addi	\$t2, \$t2, -1	①
1010H		bne	\$t2, \$zero, LOOP	②
1014H	DONE:	sw	\$t0,16(\$s0)	③
1018H	<u>NEXT:</u>	<u>add</u>	<u>\$s0, \$s1, \$t0</u>	

If we use PC relative addressing for loop, what is the constant for NEXT in the beq instruction?

beg ≠ to, ≠ zero, **NEXT** what is this?



PC RELATIVE EQUATION:

$$\text{TARGET ADDRESS} = \text{PC} + \text{OFFSET}$$

If we DON'T BRANCH,

ADDRESS OF NEXT INSTRUCTION

$$= 100\text{CH} \Rightarrow \boxed{\text{PC}}$$

If we DO BRANCH, ADDRESS OF

NEXT INSTRUCTION = 101ZH

\Rightarrow TARGET ADDRESS

WHAT IS OFFSET? ITEM WE PUT IN "NEXT"

FOR beg.

$$\text{TARGET ADDRESS} = \text{PC} + 4(\text{OFFSET})$$

↓ ↑

1018H 100CH

$$\begin{aligned}\text{OFFSET} &= \frac{\text{TARGET ADDRESS} - \text{PC}}{4} \\ &= \frac{1018H - 100CH}{4}\end{aligned}$$

$$\begin{array}{rcl}1018H & = & 18H \\ -100CH & = & -CH\end{array} \quad \begin{array}{rcl}= & 24_{10} \\ -12_{10}\end{array} \quad \underline{\quad 12 \quad}$$

$$\text{OFFSET} = \frac{12}{4} = \boxed{3} \rightarrow \text{skip 3 lines. make sense.}$$

Example A.9-5

Assume we have the following MIPS code, starting at memory address 1000H:

1000H	LOOP:	addi	\$t1, \$t1, 4	⑤
1004H		sub	\$t0, \$t3, \$t4	④
1008H		beq	\$t0, \$zero, NEXT	①
100CH		addi	\$t2, \$t2, -1	②
1010H		<u>bne</u>	<u>\$t2, \$zero, LOOP</u>	③
1014H	DONE:	<u>sw</u>	\$t0,16(\$s0)	
1018H	NEXT:	<u>add</u>	\$s0, \$s1, \$t0	

If we use PC relative addressing for loop, what is the constant for **LOOP** in the **bne** instruction?

1000 H

Loop:

IF we
BRANCH

1010 H

IF WE

DON'T

BRANCH

bne

1014 H

LW

Loop

TARGET = 1000 H PC: 1014 H

$$\text{OFFSET} = \frac{1000H - 1014H}{(TARGET - PC)/4}$$

14H

14H = 20₁₀

$\Rightarrow -20$

-00H

$$\text{OFFSET} = \frac{-20}{4} = \boxed{-5}$$

Outline

- A.9 MIPS Architecture
 - MIPS Instruction Set
 - MIPS Processor Design

Processor Units




Hardware path (components and interconnections) for instructions and data during program execution

光程
相互连接



Controls operations of datapath units – flow of data in datapath


MIPS Datapath



Datapath Control Signals

- What are our basic control signals?
 - PCSrc
 - RegWrite
 - ALUSrc
 - MemWrite
 - MemRead
 - MemtoReg
 - ALU operation (4 bits)

PCSrc




*zero
We're not
branching*

Value	Effect
<u>0</u>	$PC \leq PC + 4$
<u>1</u>	$PC \leq PC + 4 + \text{offset}$


we're branching

RegWrite



Value	Effect
0	none
1	$R[\text{Write register}] \leq \text{Write data}$


ALUSrc



Value	Effect
0	2 nd ALU operand <= Read data 2
1	2 nd ALU operand <= Sign-extended constant


Here are some
instructions for
data memory.

MemWrite




Value	Effect
0	none
1	$\text{Mem}[\text{Address}] \leq \text{Write data}$

MemRead




Value	Effect
0	none
1	Read data <= Mem[Address]

MemtoReg



Value	Effect
1	Write data \leq Read data
0	Write data \leq ALU result

ALU operation (4 bits)



Note that the ALU operation control has 4 bits – what are the specific bit patterns and operations?

ALU Control

- ALU used for
 - Load/Store: $F = \text{add}$
 - Branch: $F = \text{subtract}$
 - R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR


ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		<u>subtract</u>	100010	<u>subtract</u>	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

The Main Control Unit

- Control signals derived from instruction



Datapath With Control




Simple Implementation Scheme

- We will look at datapath operations and controls for three MIPS instructions
 1. add
 2. lw
 3. beq

add \$t1,\$t2,\$t3

Read Register 1 rs = \$t2
 Read Register 2 rt = \$t3
 Write Register rd = \$t1




Control signal **RegDst** = 1; result stored in register specified by rd

ALUSrc = 0; second ALU input is Read data 2

ALU Operation = 0010; add

add \$t1,\$t2,\$t3




$$\text{ALU Result} = \text{Read Data 1} + \text{Read Data 2}$$

MemtoReg = 0 ALU Result passes back to Write Data in registers


RegWrite = 1 write ALU Result to register specified by rd

R-Type Instruction



lw \$t1,OFFSET(\$t2)

Read Register 1 rs = \$t2
 Write Register rt = \$t1




Control signal **RegDst** = 0 result stored in register specified by rt

ALUSrc = 1 second ALU input is Sign-Extended address from instruction

ALU Operation = 0010 add

lw \$t1,OFFSET(\$t2)




ALU Result = Read Data 1 + sign-extended OFFSET value

MemRead = 1 Read data from Data Memory

MemtoReg = 1 ALU Result becomes Data Memory address. Read Data passes back to Write Data in registers.


RegWrite = 1 write ALU Result to register specified by rt

Load Instruction



beq \$t1, \$t2, OFFSET

Read Register 1 rs = \$t1
 Read Register 2 rt = \$t2



ALUSrc = 0 second ALU input is Read Register 2

ALU Operation = 0110 sub

beq \$t1, \$t2, OFFSET


Add ALU gets PC + Sign-extended
OFFSET shifted left by 2

If $R[t1] = R[t2]$, ALU Zero = 1 and
PCSrc = 1


$PC \leftarrow \text{Add ALU result}$


Else, PCSrc = 0

$PC \leftarrow PC + 4$




Branch-on-Equal Instruction





IS THIS A BRANCH INSTRUCTION?



Pipelining: Basic and Intermediate Concepts

(Appendix C, Hennessy and Patterson)

Note: some course slides adopted from
publisher-provided material