CS7381 Project 5: Verilog Code Development – MIPS ALU Design

Name: Bingying Liang
ID: 48999397
Distance

March 31 2023

In the previous project (Project 4), you were introduced to the Verilog code development using the Cadence Xcelium tool. Next, we will use Verilog to modify the basic MIPS ALU of Project 4 and simulate this modification. **NOTE: for additional Verilog resources, please see my web link**

1. Create a copy of the S23_MIPS_ALU_basic.v file from Project 4. Similar to the MARS assignment, name your file using the first initial of your first name and the first 4 letters of your last name. For example, my ALU file name would be **tmani.v**.



2. **Add** the following functions to the ALU:

(a) Function code 0 to implement bitwise AND: $A\ and\ B$

(b) Function code 2 to implement ADD $(A + B)$

(c) Function code 6 to implement SUB $(A - B)$

(d) Function code 12 to implement bitwise NOR $(A\ nor\ B)$

(e) Function code 14 to implement bitwise XOR $(A \oplus B)$



3. Please download the following Verilog file:

(a) S23_MIPS_ALU_soln_tb.v - the testbench for testing your updated ALU



4. **Test your modified ALU using this testbench**



Compare the the result with testbench annotation, they are the same.



5. **Please include the following for your homework submission:**

   (a) Your modified MIPS ALU Verilog file – **submit the actual *.v file so that the grader can run it.**



(b) Your testbench results – this can be a copy of the results in a Word document.



I save the result in the document as blian.log

(c) **PLEASE MAKE SURE THAT YOUR NAME APPEARS ON ALL SUBMITTED ITEMS FOR PROPER CREDIT**