CS7381 Project 4 Verilog Code Development using Cadence Xcelium

Name: Bingying Liang ID: 48999397 Distance

March 26 2023

In previous projects, we learned how to use the MARS tool to develop and simulate MIPS assembly code. Next, we will use the Verilog HDL (Hardware Description Language) to develop and simulate various MIPS components.


We will use the Cadence Xcelium tool on the Lyle Unix servers. Please go to my web site Links to an external site. for information on how to do the following steps:

1. Obtain a Lyle Unix account, if you do not already have one: Links to an external site.

Solution:

2. Set up an X-Windows emulator on your computer.

Solution: I use XQuartz. And for OS, have to modify sshd_config.





After you have set up your computer to run Xcelium, do the following to complete the project:

- 1. Please download the following Verilog files:
 - S23_MIPS_ALU_basic.v a Verilog module for a simple MIPS arithmetic/logic unit (ALU).
 - S23_MIPS_ALU_basic_tb.v the testbench for testing the ALU
- 2. This ALU performs the following 2 functions:
 - Function code 1 to implement bitwise OR (A or B)
 - Function code 7: set if A < B
- 3. Run the Verilog code using Xcelium:
 - Use the command: xmverilog S23_MIPS_ALU_basic.v S23_MIPS_ALU_basic_tb.v
 - Note that a copy of the testbench output will be stored in the log file by Xcelium
 - Please submit the resulting log file, edited with your name in the file.

Solution: Upload File to the Server, and run the Verilog code.

```
| Ibingyingl@genuse54.engr.smu.edus ls | S23 MIP5_ALU_basic.tv. V32 MIP5_ALU_basic.v. V32 MIP5_ALU_basic.tv. V32 M
```

And then download the log file from the server

```
xmverilog.log

xmverilog(64): 21.09-s002: Cc) Copyright 1995-2021 Cadence Design Systems, Inc.

TOOL: xmverilog 21.09-s002: Started on Mar 26, 2023 at 01:19:55 CDT

xmverilog 32.MIPS ALU basic.v

x23.MIPS ALU basic.v

x23.MIPS ALU basic.v

x23.MIPS ALU basic.v

xerors: 0, warnings: 0

file: x32.MIPS ALU basic.tb.v

module worklib.MIPSALU:v

xerors: 0, warnings: 0

Gaching library worklib'.... Done

Elaborating the design hierarchy:

Building instance overlay tables: ..... Done

Generating native compiled code:

worklib.MIPSALU:v 04bic.6495b

xtreams: 3, words: 926

worklib.test_alu:v 04x2d9633>

xtreams: 7, words: 6160

Building instance specific data structures.

Loading native compiled code: ..... Done

Design hierarchy summary:

Instances Unique

Modules: 2 2

Registers: 4 4

Scalar wires: 1 -

Vectored wires: 4 -

Always blocks: 1 1

Finitial blocks: 3 3

Cont. assignments: 3 3

Cont. assignments: 3 3

Ximilation sasignments: 1 3

Ximilation sasignments: 1 3

Ximilation sasignments: 1 3

Ximilation complete visa finish(1) at time 108 NS + 0

xives in the solid of the solid of
```