1 Project 5: Verilog Code Development – MIPS ALU Design

10 points

In the previous project (Project 4), you were introduced to the Verilog code development using the Cadence Xcelium tool. Next, we will use Verilog to modify the basic MIPS ALU of Project 4 and simulate this modification.

- Create a copy of the S23_MIPS_ALU_basic.v file from Project 4. Similar to the MARS
 assignment, name your file using the first initial of your first name and the first 4 letters of your
 last name. For example, my ALU file name would be tmani.v.
- 2. Add the following functions to the ALU:
 - a. Function code 0 to implement bitwise AND: A and B
 - **b.** Function code 2 to implement ADD (A + B)
 - c. Function code 6 to implement SUB (A B)
 - d. Function code 12 to implement bitwise NOR (A nor B)
 - **e.** Function code 14 to implement bitwise XOR (A \oplus B)
- 3. Please download the following Verilog file:
 - a. S23_MIPS_ALU_soln_tb.v the testbench for testing your updated ALU
- 4. Test your modified ALU using this testbench
- 5. Please include the following for your homework submission:
 - a. Your modified MIPS ALU Verilog file submit the actual *.v file so that the grader can run it.
 - b. Your testbench results this can be a copy of the results in a Word document.
 - c. PLEASE MAKE SURE THAT YOUR NAME APPEARS ON ALL SUBMITTED ITEMS FOR PROPER CREDIT

2 SOLUTION

2.1 Verilog code: modified MIPS ALU

An example of the Verilog code solution is the following:

```
// tmani.v
// T. Manikas 2022 Dec 27
//
//
// modified ALU (Arithmetic-Logic Unit) for MIPS processor
`timescale 1ns / 1ps
module MIPSALU (ALUCTI, A, B, ALUOut, Zero);
   reg [31:0] ALUOut;
   output Zero;
                     // ZERO flag
       // ZERO flag set if ALU result is 0
   assign Zero = (ALUOut==0);
       // do if any change in ALUctl, A, B
   always @(ALUctl or A or B)
   begin
     case (ALUctl)
      default: ALUOut <= 0;</pre>
     endcase
   end
endmodule
```

CS7381_S23_Project5_SOLUTION

2.2 Testbench results