# CS/ECE 5381/7381 Computer Architecture Spring 2023

Dr. Manikas

Computer Science

Lecture 6: Feb. 9, 2023

# Assignments

- Quiz 3 due Sat., Feb. 11 (11:59 pm)
  - Covers concepts from Module 3 (this week)

### Quiz 3 Details

- The quiz is open book and open notes.
- You are allowed 90 minutes to take this quiz.
- You are allowed 2 attempts to take this quiz your highest score will be kept.
  - Note that some questions (e.g., fill in the blank)
     will need to be graded manually
- Quiz answers will be made available 24 hours after the quiz due date.

# Instruction Set Principles

(Appendix A, Hennessy and Patterson)

Note: some course slides adopted from publisher-provided material

#### Outline

- A.9 MIPS Architecture
  - MIPS Instruction Set
  - MIPS Processor Design

#### MIPS R-format Instructions



#### Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

#### MIPS I-format Instructions




- Immediate arithmetic and load/store instructions
  - rt: destination or source register number
  - Constant:  $-2^{15}$  to  $+2^{15}$  1
  - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible

# **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- beq rs, rt, L1
  - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
  - if (rs != rt) branch to instruction labeled L1;
- j L1
  - unconditional jump to instruction labeled L1

# **Branch Addressing**

- Branch instructions specify
  - Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward



- PC-relative addressing
  - Target address = PC + offset × 4
  - PC already incremented by 4 by this time

#### **Translating C to MIPS.**

Assume that C variables are 32-bits and are assigned to MIPS registers as follows: h = \$s1

Also assume that the base addresses of C arrays are stored in the following MIPS registers: A: \$s2

What is the corresponding MIPS code for the following C statement?

$$A[6] = h;$$

What MIPS instruction does this bit string represent?

0010 0001 0000 1000 0000 0000 0000 0001

Given the following MIPS instruction:

Show the **binary**, then **hexadecimal**, representation of this instruction

Assume we have the following MIPS code, starting at memory address 1000H:

1000H	LOOP:	addi	\$t1, \$t1, 4
1004H		sub	\$t0, \$t3, \$t4
1008H		beq	\$t0, \$zero, NEXT
100CH		addi	\$t2, \$t2, -1
1010H		bne	\$t2, \$zero, LOOP
1014H	DONE:	SW	\$t0,16(\$s0)
1018H	NEXT:	add	\$s0, \$s1, \$t0

If we use PC relative addressing for loop, what is the constant for **NEXT** in the **beq** instruction?

Assume we have the following MIPS code, starting at memory address 1000H:


1000H	LOOP:	addi	\$t1, \$t1, 4
1004H		sub	\$t0, \$t3, \$t4
1008H		beq	\$t0, \$zero, NEXT
100CH		addi	\$t2, \$t2, -1
1010H		bne	\$t2, \$zero, LOOP
1014H	DONE:	SW	\$t0,16(\$s0)
1018H	NEXT:	add	\$s0, \$s1, \$t0

If we use PC relative addressing for loop, what is the constant for **LOOP** in the **bne** instruction?


#### Outline

- A.9 MIPS Architecture
  - MIPS Instruction Set
  - MIPS Processor Design

#### **Processor Units**




# MIPS Datapath



# **Datapath Control Signals**


- What are our basic control signals?
  - PCSrc
  - RegWrite
  - ALUSrc
  - MemWrite
  - MemRead
  - MemtoReg
  - ALU operation (4 bits)

#### **PCSrc**




Value	Effect
0	PC <= PC + 4
1	PC <= PC + 4 + offset

# RegWrite




Value	Effect
0	none
1	R[Write register] <= Write data

## **ALUSrc**




Value	Effect
0	2 <sup>nd</sup> ALU operand <= Read data 2
1	2 <sup>nd</sup> ALU operand <= Sign-extended constant

#### MemWrite




Value	Effect
0	none
1	Mem[Address] <= Write data

#### MemRead




Value	Effect
0	none
1	Read data <= Mem[Address]

# MemtoReg



Value	Effect
1	Write data <= Read data
0	Write data <= ALU result

# ALU operation (4 bits)



Note that the ALU operation control has 4 bits – what are the specific bit patterns and operations?

#### **ALU Control**

#### ALU used for

– Load/Store: F = add

— Branch: F = subtract

R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR


#### **ALU Control**

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control


	-				
opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

#### The Main Control Unit

Control signals derived from instruction



# **Datapath With Control**




Computer Architecture

# Simple Implementation Scheme

- We will look at datapath operations and controls for three MIPS instructions
  - add
  - 2. lw
  - 3. beq

# add \$t1,\$t2,\$t3




Control signal RegDst = 1; result stored in register specified by rd

**ALUSrc** = 0; second ALU input is Read data 2

**ALU Operation** = 0010; add

# add \$t1,\$t2,\$t3




ALU Result = Read Data 1 + Read Data 2

**MemtoReg** = 0 ALU Result passes back to Write Data in registers


**RegWrite** = 1 write ALU Result to register specified by rd

# R-Type Instruction



Computer Architecture

# lw \$t1,OFFSET(\$t2)




Control signal **RegDst** = 0 result stored in register specified by rt

**ALUSrc** = 1 second ALU input is Sign-Extended address from instruction

**ALU Operation** = 0010 add

# lw \$t1,OFFSET(\$t2)




ALU Result = Read Data 1 + sign-extended OFFSET value


**MemRead = 1** Read data from Data Memory

MemtoReg = 1 ALU Result becomes Data Memory address. Read Data passes back to Write Data in registers.

#### **Load Instruction**



# beq \$t1, \$t2, OFFSET



Read Register 1 rs = \$t1 Read Register 2 rt = \$t2

**ALUSrc** = 0 second ALU input is Read Register 2

**ALU Operation** = 0110 sub


# beq \$t1, \$t2, OFFSET

Add ALU gets PC + Sign-extended OFFSET shifted left by 2


If R[t1] = R[t2], ALU Zero = 1 and PCSrc = 1

PC ← Add ALU result

Else,PCSrc = 0  $PC \leftarrow PC + 4$ 



# Branch-on-Equal Instruction



Computer Architecture

# Pipelining: Basic and Intermediate Concepts

(Appendix C, Hennessy and Patterson)
Note: some course slides adopted from publisher-provided material