

CSARCH2 Mock Long Exam 3

by: Clive Jarel Ang and Enzo Arkin Panugayan

Important Reminders:

1. Read ALL instructions carefully and thoroughly before answering this mock exam.
 2. The use of calculators and other computing devices are NOT allowed in the exam. However, you will be answering this in the comfort of your own home, so I literally have 0 control over the enforcement of that rule. ^_(ツ)_/^-
 3. **Cheating in ANY form during the actual exam will be considered a major offense, merit you a 0.0 in the course, and would result in both Sir Rog and I becoming very sad. (Please do NOT pass notes around!!!)**
 4. This exam is GOOD FOR 4 HOURS. To be sufficiently prepared for the long exam proper, try to finish this mock exam in a shorter amount of time (while keeping a high score obv).
 5. Yes, I'm sadistic and this mock exam reflects that. - Clive
 6. I'm more sadistic than Clive and you will know what parts I wrote - Enzo
-

I. Cache Memory #1

A 33554432 Bit Direct Mapping Non-Load Through Policy Cache has a block size of 512 words. There are 262144 MM blocks. Each word has 32 bits. CPU fetches memory blocks (0-4000) 5 times. MAT is 10 ns.

a.) MM Address Bits	27
b.) How many CM blocks	2048
c.) Tag Block Word	7 - 11 - 9
d.) MM size in bits	4,294,967,296
e.) CM size in bits (Including Tag and Valid Bit)	33,570,816
f.) What CM block will Memory Address 111387 be stored in?	795
g.) What CM block will Memory Block 111387 be stored in?	217
h.) Total Access Time	200,000ns
i.) Assume a 4 Way Set, CM size in bits	33,589,248
j.) Assume a 8 Way Set, CM size in bits	33,587,200
k.) Assume a 16 Way Set, CM size in bits	33,585,152
l.) Hit and Miss in 1st Pass	0 Hits, 4001 Misses
m.) Hit and Miss in 2nd Pass	95 Hits, 3906 Misses
n.) Hit and Miss in 3rd Pass	95 Hits, 3906 Misses

II. Microprogramming #1

1. Given these Assembly Code, identify which Assembly Code is correct and give the corresponding Microcode (If the Assembly Code is invalid, write Invalid)

- a. MOV RAX, RBX
- b. MOV RSI, [RSP * 4 + ALPHA]
- c. ADD [RBX], [RAX]
- d. CALL L3 (Assume L3 as Offset)
- e. CALL L3 (Assume L3 as Address)
- f. XOR [RBX], RAX + RBX
- g. JUMP L1
- h. SUB RSI, [RCX + RAX * 4 + ALPHA]
- i. IMUL RAX, RBX, 10

2. Theoretically we have a machine that has the ff. registers: RHP (Head Pointer) and RTP (Tail Pointer). Their purpose is similar to the RSP and RBP but for queues instead.

ENQUEUE src will enqueue the src data into the RHP address and will increase the RHP.

DEQUEUE dst will dequeue from the RTP address into the dst and will increase the RTP.

- a. What is the Microcode for ENQUEUE EAX
- b. What is the Microcode for DEQUEUE RAX

3. Theoretically we have a machine that does not have a SUB or NEG component in the ALU. How will the computer perform SUB RAX, RBX, represent in Microcode?

4. Theoretically we have a machine that does not have a MUL or Bitshift components in the ALU. We have a theoretical Assembly Code of MUL5 dst, src that will do the ff. $RDX:dst \leftarrow src * 5$. 5 is not located in the IRDF.

What will the Microcode for MUL5 RAX, RBX be?

5. Theoretically we have a machine that can accept the ff. microcode:

- a. ADD dst, src1, src2, src3, src4, src5
where $dst \leftarrow src1 + src2 + src3 + src4 + src5$

What is the microcode for ADD RAX, RBX, RCX, RDX, RSI, RDI?

- b. QUADRUPLE src
where $RDX:src \leftarrow src * 4$

What is the microcode for QUADRUPLE RAX

c. BITWISE dst, src

where $RAX \leftarrow src1 \wedge src2$

$RBX \leftarrow src1 \vee src2$

$RCX \leftarrow src1 \oplus src2$

What is the microcode for BITWISE RDX, RAX

6. Theoretically these set of Microcode has a corresponding theoretical assembly code.

Optimize the ff. Microcode while considering the order of operations to be equivalent.

a. RSPout, MARin, READ, WMFC

RSPout, SELECT 4, ADD, Zin

Zout, SELECT 4, ADD, Zin

Zout, RSPin

MDRout, RAXin, END

b. RSPout, SELECT 4, ADD, Zin

Zout, SELECT 4, ADD, Zin

Zout, RSPin

RSPout, MARin, READ

RBPout, RSPin, WMFC

RSPout, RBXin

MDRout, RAXin, END

c. RAXout, RBXin

RAXout, MARin, READ, WMFC

MDRout, SELECT 4, MUL, Zin

RBXout, Yin

Zout, SELECT Y, ADD, Zin

RAXout, RCXin

Zout, RDXin, END

7. Given the ff Microcode, what is the corresponding assembly code?

ASSUME that the default immediate address is ALPHA and immediate data is 0x1F

a. RDIout, MARin, READ, WMFC

MDRout, Yin

RSIout, SELECT Y, ADD, Zin

Zout, RSIin, END

b. ESIout, Yin

- IRAFout, SELECT Y, ADD, Zin
- Zout, MARin, READ, WMFC
- MDRout, Yin
- EAXout, SELECT Y, MUL, Zin
- Zout, EDXin, EAXin, END
- c. STATUSFLAGSouT, AHin, END
- d. RSPout, MARin, READ, SELECT 4, ADD, Zin
- Zout, SELECT 4, ADD, Zin
- Zout, RSPin, WMFC
- MDRout, PCin, END
- e. IRDFout, Yin
- RBXout, SELECT Y, SUB, END

8. [Bonus] Theoretically we have a machine that has the ff. registers: RHP (Head Pointer), RTP (Tail Pointer), and RSX (Size Register). Their purpose is similar to the RSP and RBP but for lists instead while the RSX stores the size of the array by index. Note that each index only has 32 bit. The machine also has additional SELECT 2 option in the ALU-A Multiplexer.

APPEND src will append the src data into the RHP address and will increase the RHP.

REPLACE src1, src2 will replace the data of src1 into index src2

FETCH dst, src will fetch the data from index src into dst.

SIZE dst will store the size of the array into dst.

DELETE dst will store the data at the end of the list into dst and decrease the RHP.

- a. What is the Microcode for APPEND RAX
- b. What is the Microcode for REPLACE RAX, RBX
- c. What is the Microcode for APPEND EBX
- d. What is the Microcode for FETCH RAX, RCX
- e. What is the Microcode for SIZE RDX
- f. What is the Microcode for DELETE RAX

III. Signed Binary Multiplication #1

Multiply using pencil-and-paper method:

Operands	Signed Dec.	Bin. (least number of bits)
Multiplicand	43	0101011
Multiplier	-22	1101010

Intermediate	Partial Product
1	00000000000000
2	0000000101011
3	00000000000000
4	00000101011
5	000000000000
6	000101011
7	00101011
8	1010101
Sum	11110001001110

IV. Signed Binary Multiplication #2

Given the following decimal numbers, determine the Booth's and Extended Booth's multipliers:

Multiplicand	102
Multiplier	-179

Multiplier in Booth's	-1 +1 -1 0 +1 0 -1 +1 -1
Multiplier in Extended Booth's	-1 + 1 +1 -1 -1 +1

V. Binary Multiplication #3 (Sequential Circuit Binary Multiplier)

Given the following operands:

Multiplicand	01110 (14)
Multiplier	10011 (-13)

	A	Q
1st Pass	11001	01001
2nd Pass	11100	10100
3rd Pass	00101	01010
4th Pass	00010	10101
5th Pass	11010	01010

VI. Restoring Division

Given the following decimal operands:

Dividend	63 (111111)
Divisor	13 (001101)

What is the value of A and Q at the end of each pass? Use the least number of bits when representing the numbers as unsigned integers.

	A	Q
1st Pass	0000001	111110
2nd Pass	0000011	111100
3rd Pass	0000111	111000
4th Pass	0000010	110001
5th Pass	0000101	100010
6th Pass	0001011	000100

VII. Non-Restoring Division

Given the following decimal operands:

Dividend	63 (111111)
Divisor	13 (001101)

What is the value of A and Q at the end of each pass? Use the least number of bits when representing the numbers as unsigned integers.

	A	Q
1st Pass	1110100	111110
2nd Pass	1110110	111100
3rd Pass	1111010	111000
4th Pass	0000010	110001
5th Pass	1111000	100010
6th Pass	0001011	000100

VIII. Answer Key

MICROPROGRAMMING

1.

- a. 1-3 Fetch Cycle
4 RBXout, RAXin, END
- b. INVALID
- c. INVALID
- d. 1-3 Fetch Cycle
4 RSPout, SELECT 4, SUB, Zin
5 Zout, SELECT 4, SUB, Zin
6 Zout, MARin, RSPin
7 PCout, MDRin, WRITE, WMFC
8 IRDFout, Yin
9 PCout, SELECT Y, ADD, Zin
10 Zout, PCin, END
- e. 1-3 Fetch Cycle

4 RSPout, SELECT 4, SUB, Zin
5 Zout, SELECT 4, SUB, Zin
6 Zout, MARin, RSPin
7 PCout, MDRin, WRITE, WMFC
8 IRAFout, PCin, END

f. INVALID

g. INVALID

h. 1-3 Fetch Cycle
4 RAXout, SELECT 4, MUL, Zin
5 IRAFout, Yin
6 Zout, SELECT Y, ADD, Zin
7 Zout, Yin
8 RCXout, SELECT Y, ADD, Zin
9 Zout, MARin, READ, WMFC
10 MDRout, Yin
11 RSIout, SELECT Y, SUB, Zin
12 Zout, RSIin, END

i. 1-3 Fetch Cycle
4 IRDFout, Yin
5 RBXout, SELECT Y, MUL, Zin
6 Zout, RAXin, END

2.

a. 1-3 Fetch Cycle
4 RHPout, MARin, SELECT 4, ADD, Zin
5 EAXout, MDRin, WRITE
6 Zout, RHPin, WMFC, END

b. 1-3 Fetch Cycle
4 RTPout, MARin, READ, SELECT 4, ADD, Zin
5 Zout, SELECT 4, ADD, Zin

6 Zout, RTPin, WMFC
7 MDRout, RAXin, END

3. 1-3 Fetch Cycle
4 RBXout, NOT, Zin
5 Zout, Yin
6 RAXout, SELECT Y, SET CARRY-IN, ADD, Zin
7 Zout, RAXin, END

4. 1-3 Fetch Cycle
4 RBXout, Yin, SELECT Y, ADD, Zin
5 Zout, Yin, SELECT Y, ADD, Zin
6 RBXout, Yin
7 Zout, SELECT Y, ADD, Zin
8 Zout, RDXin, RBXin, END

5. a. 1-3 Fetch Cycle
4 RDIout, Yin
5 RSIout, SELECT Y, Add, Zin
6 Zout, Yin
7 RDXout, SELECT Y, Add, Zin
8 Zout, Yin
9 RCXout, SELECT Y, Add, Zin
10 Zout, Yin
11 RBXout, SELECT Y, Add, Zin
12 Zout, Yin
13 RAXout, SELECT Y, Add, Zin
14 Zout, RAXin, END

b. 1-3 Fetch Cycle
4 RAXout, SELECT 4, MUL, Zin
5 Zout, RDXin, RAXin, END

c. 1-3 Fetch Cycle
4 RAXout, Yin
5 RDXout, SELECT Y, AND, Zin
6 Zout, RAXin

7 RDXout, SELECT Y, OR, Zin
8 Zout, RBXin
9 RDXout, SELECT Y, XOR, Zin
10 Zout, RCXin, END

6.

- a. RSPout, MARin, READ, SELECT 4, ADD, Zin
Zout, SELECT 4, ADD, Zin
Zout, RSPin, WMFC
MDRout, RAXin, END
- b. RSPout, SELECT 4, ADD, Zin
Zout, SELECT 4, ADD, Zin
Zout, RSPin
RSPout, MARin, READ
RBPout, RSPin, RBXin, WMFC
MDRout, RAXin, END
- c. RAXout, RBXin, RCXin, Yin, MARin, READ, WMFC
MDRout, SELECT 4, MUL, Zin
Zout, SELECT Y, ADD, Zin
Zout, RDXin, END

7.

- a. ADD RSI, [RDI]
- b. MUL [ALPHA + ESI] or IMUL RAX, [ALPHA + ESI]
- c. LAHF
- d. RET
- e. CMP RBX, 0x1F

8.

- a. 1-3 Fetch Cycle
4 RAXout, MDRin
5 RHPout, MARin, WRITE, SELECT 4, ADD, Zin
6 Zout, SELECT 4, ADD, Zin
7 Zout, RHPin
8 RSXout, SELECT 2, ADD, Zin
9 Zout, RSXin, WMFC, END

- b. 1-3 Fetch Cycle
4 RAXout, MDRin
5 RBXout, SELECT 4, MUL, Zin
6 Zout, Yin
7 RTPout, SELECT Y, ADD, Zin
8 Zout, MARin, WRITE, WMFC, END

- c. 1-3 Fetch Cycle
4 EBXout, MDRin
5 RHPout, MARin, WRITE, SELECT 4, ADD, Zin
6 Zout, RHPin
7 RSXout, SET CARRY-IN, ADD, Zin
8 Zout, RSXin, WMFC, END

- d. 1-3 Fetch Cycle
4 RCXout, SELECT 4, MUL, Zin
5 Zout, Yin
6 RTPout, SELECT Y, ADD, Zin
7 Zout, MARin, READ, WMFC
8 MDRout, RAXin, END

- e. 1-3 Fetch Cycle
4 RSXout, RDXin, END

- f. 1-3 Fetch Cycle
4 RHPout, SELECT 4, SUB, Zin
5 Zout, SELECT 4, SUB, Zin
6 Zout, MARin, READ, RHPin
7 RSXout, SELECT 2, SUB, Zin
8 Zout, RSXin, WMFC
9 MDRout, RAXin, END

