6.012 - Microelectronic Devices and Circuits

Lecture 9 - MOS Capacitors I - Outline

Announcements

Problem set 5 - Posted on Stellar. Due next Wednesday.

Qualitative description - MOS in thermal equilibrium

Definition of structure: metal/silicon dioxide/p-type Si (Example: n-MOS)

Electrostatic potential of metal relative to silicon: ϕ_m

Zero bias condition: Si surface depleted if $\phi_m > \phi_{p-Si}$ (typical situation)

Negative bias on metal: depletion to flat-band to accumulation


Positive bias on metal: depletion to threshold to inversion


- Quantitative modeling MOS in thermal equilibrium, v_{BC} = 0
 Depletion approximation applied to the MOS capacitor:
 - 1. Flat-band voltage, V_{FB}
 - 2. Accumulation layer sheet charge density, q_A*
 - 3. Maximum depletion region width, X_{DT}
 - 4. Threshold voltage, V_T
 - 5. Inversion layer sheet charge density, q_{N^*}
- Quantitative modeling $v_{BC} \neq 0$; impact of $v_{BC} < 0$

Voltage between n+ region and p-substrate: $|2\phi_{p-Si}| \rightarrow |2\phi_{p-Si}| - v_{BC}$

n-Channel MOSFET: Connecting with the npn MOSFET

A very similar behavior, and very similar uses.






An n-channel MOSFET

In an n-channel MOSFET, we have two n-regions (the source and the drain), as in the npn BJT, with a p-region producing a potential barrier for electrons between them. In this device, however, it is the voltage on the gate, $v_{\rm GS}$, that modulates the potential barrier height.


The heart of this device is the MOS capacitor, which we will study today. To analyze the MOS capacitor we will use the same depletion approximation that we introduced in conjunction with p-n junctions.


The n-MOS capacitor


Right: Basic device with $v_{BC} = 0$





Below: One-dimensional structure for depletion approximation analysis*


























Weak inversion: $\phi(0) > 0 \Rightarrow n(0) > p(0)$








* At threshold $\phi(0) = -\phi_p$





Electrostatic potential and net charge profiles - regions and boundaries























Bias between n+ region and substrate, cont.


Reverse bias applied to substrate, l.e. $v_{BC} < 0$





Soon we will see how this will let us electronically adjust MOSFET threshold voltages when it is convenient for us to do so.











6.012 - Microelectronic Devices and Circuits

Lecture 9 - MOS Capacitors I - Summary

Qualitative description

Three surface conditions: accumulated, depleted, inverted

Two key voltages: flat-band voltage, V_{FB}; threshold voltage, V_T

The progression: accumulation through flat-band to depletion,

then depletion through threshold to inversion

Quantitative modeling

Apply depletion approximation to the MOS capacitor, $v_{BC} = 0$

Definitions: $V_{FB} = v_{GB}$ such that $\phi(0) = \phi_{p-Si}$

$$V_T \equiv V_{GB}$$
 such that $\phi(0) = -\phi_{p-Si}$

$$C_{ox}^* \equiv \varepsilon_{ox}/t_{ox}$$

Results and expressions (For n-MOS example)

- 1. Flat-band voltage, $V_{FB} = \phi_{p-Si} \phi_{m}$
- 2. Accumulation layer sheet charge density, $q_{A}^* = -C_{ox}^*(v_{GB} V_{FB})$
- 3. Maximum depletion region width, $X_{DT} = [2\epsilon_{Si}(|2\phi_{p-Si}|-v_{BC})/qN_A]^{1/2}$
- 4. Threshold voltage, $V_T = V_{FB} 2\phi_{p-Si} + [2\epsilon_{Si} qN_A|\dot{(}|2\phi_{p-Si}|-v_{BC})]^{1/2}/C_{ox}^*$
- 5. Inversion layer sheet charge density, $q_{N}^* = -C_{ox}^*(v_{GB} V_T)$

MIT OpenCourseWare http://ocw.mit.edu

6.012 Microelectronic Devices and Circuits Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.